blob: a3c2b707e9a84c00ade5fd3392133f921bfd4cc7 [file] [log] [blame]
// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
* (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH
*/
#include "rk3368-u-boot.dtsi"
/ {
config {
u-boot,spl-payload-offset = <0x40000>; /* @ 256KB */
u-boot,mmc-env-offset = <0x4000>; /* @ 16KB */
};
chosen {
stdout-path = "serial0:115200n8";
u-boot,spl-boot-order = &emmc, &sdmmc;
};
smbios {
compatible = "u-boot,sysinfo-smbios";
smbios {
system {
manufacturer = "rockchip";
product = "sheep_rk3368";
};
baseboard {
manufacturer = "rockchip";
product = "sheep_rk3368";
};
chassis {
manufacturer = "rockchip";
product = "sheep_rk3368";
};
};
};
};
&gpio2 {
bootph-all;
};
&pinctrl {
bootph-all;
};
&service_msch {
bootph-all;
};
&dmc {
bootph-all;
/*
* Validation of throughput using SPEC2000 shows the following
* relative performance for the different memory schedules:
* - CBDR: 30.1
* - CBRD: 29.8
* - CRBD: 29.9
* Note that the best performance for any given application workload
* may vary from the default configured here (e.g. 164.gzip is fastest
* with CBRD, whereas 252.eon and 186.crafty are fastest with CRBD).
*
* See doc/device-tree-bindings/clock/rockchip,rk3368-dmc.txt for
* details on the 'rockchip,memory-schedule' property and how it
* affects the physical-address to device-address mapping.
*/
rockchip,memory-schedule = <DMC_MSCH_CBDR>;
rockchip,ddr-frequency = <800000000>;
rockchip,ddr-speed-bin = <DDR3_1600K>;
status = "okay";
};
&pmugrf {
bootph-all;
};
&sgrf {
bootph-all;
};
&cru {
bootph-all;
};
&grf {
bootph-all;
};
&uart0 {
bootph-all;
};
&emmc {
bootph-pre-ram;
};
&sdmmc {
bootph-pre-ram;
};
&spi1 {
bootph-pre-ram;
spiflash: w25q32dw@0 {
bootph-pre-ram;
};
};
&timer0 {
bootph-all;
clock-frequency = <24000000>;
status = "okay";
};