Google Git
Sign in
qemu / qemu / 51806b545834e0902dd2d17d1f66c7a2d83422f3 / hw / char / sifive_uart.c
  1. 6ee7ba1 hw/char: QOMify sifive_uart by Lukas Jünger · 3 years, 9 months ago
  2. 244a9fc hw/char: Consistent function names for sifive_uart by Lukas Jünger · 3 years, 9 months ago
  3. f6527ea hw: Do not include hw/sysbus.h if it is not necessary by Thomas Huth · 4 years ago
  4. e060543 hw: Remove superfluous includes of hw/hw.h by Thomas Huth · 4 years ago
  5. b609b7e hw/riscv: Move sifive_uart model to hw/char by Bin Meng · 4 years, 6 months ago[Renamed (98%) from hw/riscv/sifive_uart.c]
  6. 083b266 chardev: Use QEMUChrEvent enum in IOEventHandler typedef by Philippe Mathieu-Daudé · 5 years ago
  7. 131f093 riscv: hw: Remove the unnecessary include of target/riscv/cpu.h by Bin Meng · 6 years ago
  8. a2360c8 riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead by Bin Meng · 6 years ago
  9. 650d103 Include hw/hw.h exactly where needed by Markus Armbruster · 6 years ago
  10. 64552b6 Include hw/irq.h a lot less by Markus Armbruster · 6 years ago
  11. 4e85ea8 riscv: sifive_uart: Generate TX interrupt by Bin Meng · 6 years ago
  12. 40061ac sifive_uart: Implement interrupt pending register by Nathaniel Graff · 6 years ago
  13. bb72692 SiFive RISC-V UART Device by Michael Clark · 7 years ago