blob: f496e4b48ad3dba3f68509f84e75670c6e445484 [file] [log] [blame]
Laurent Viviercd71c082018-04-11 20:56:33 +02001/*
2 * qemu user cpu loop
3 *
4 * Copyright (c) 2003-2008 Fabrice Bellard
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20#include "qemu/osdep.h"
21#include "qemu.h"
22#include "cpu_loop-common.h"
23
Laurent Vivier1ef7bca2018-04-11 20:56:41 +020024void cpu_loop(CPUOpenRISCState *env)
25{
26 CPUState *cs = CPU(openrisc_env_get_cpu(env));
27 int trapnr;
28 abi_long ret;
29 target_siginfo_t info;
30
31 for (;;) {
32 cpu_exec_start(cs);
33 trapnr = cpu_exec(cs);
34 cpu_exec_end(cs);
35 process_queued_cpu_work(cs);
36
37 switch (trapnr) {
38 case EXCP_SYSCALL:
39 env->pc += 4; /* 0xc00; */
40 ret = do_syscall(env,
41 cpu_get_gpr(env, 11), /* return value */
42 cpu_get_gpr(env, 3), /* r3 - r7 are params */
43 cpu_get_gpr(env, 4),
44 cpu_get_gpr(env, 5),
45 cpu_get_gpr(env, 6),
46 cpu_get_gpr(env, 7),
47 cpu_get_gpr(env, 8), 0, 0);
48 if (ret == -TARGET_ERESTARTSYS) {
49 env->pc -= 4;
50 } else if (ret != -TARGET_QEMU_ESIGRETURN) {
51 cpu_set_gpr(env, 11, ret);
52 }
53 break;
54 case EXCP_DPF:
55 case EXCP_IPF:
56 case EXCP_RANGE:
57 info.si_signo = TARGET_SIGSEGV;
58 info.si_errno = 0;
59 info.si_code = TARGET_SEGV_MAPERR;
60 info._sifields._sigfault._addr = env->pc;
61 queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
62 break;
63 case EXCP_ALIGN:
64 info.si_signo = TARGET_SIGBUS;
65 info.si_errno = 0;
66 info.si_code = TARGET_BUS_ADRALN;
67 info._sifields._sigfault._addr = env->pc;
68 queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
69 break;
70 case EXCP_ILLEGAL:
71 info.si_signo = TARGET_SIGILL;
72 info.si_errno = 0;
73 info.si_code = TARGET_ILL_ILLOPC;
74 info._sifields._sigfault._addr = env->pc;
75 queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
76 break;
77 case EXCP_FPE:
78 info.si_signo = TARGET_SIGFPE;
79 info.si_errno = 0;
80 info.si_code = 0;
81 info._sifields._sigfault._addr = env->pc;
82 queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
83 break;
84 case EXCP_INTERRUPT:
85 /* We processed the pending cpu work above. */
86 break;
87 case EXCP_DEBUG:
Peter Maydellb10089a2018-10-19 18:49:57 +010088 info.si_signo = TARGET_SIGTRAP;
89 info.si_errno = 0;
90 info.si_code = TARGET_TRAP_BRKPT;
91 queue_signal(env, info.si_signo, QEMU_SI_FAULT, &info);
Laurent Vivier1ef7bca2018-04-11 20:56:41 +020092 break;
93 case EXCP_ATOMIC:
94 cpu_exec_step_atomic(cs);
95 break;
96 default:
97 g_assert_not_reached();
98 }
99 process_pending_signals(env);
100 }
101}
102
Laurent Viviercd71c082018-04-11 20:56:33 +0200103void target_cpu_copy_regs(CPUArchState *env, struct target_pt_regs *regs)
104{
Laurent Vivier1ef7bca2018-04-11 20:56:41 +0200105 int i;
106
107 for (i = 0; i < 32; i++) {
108 cpu_set_gpr(env, i, regs->gpr[i]);
109 }
110 env->pc = regs->pc;
111 cpu_set_sr(env, regs->sr);
Laurent Viviercd71c082018-04-11 20:56:33 +0200112}