blob: efdc0dbbcfc05a85c3fed9219d92602318fe9fcd [file] [log] [blame]
David Gibson33face62017-12-08 10:35:35 +11001/*
2 * QEMU PowerPC pSeries Logical Partition capabilities handling
3 *
4 * Copyright (c) 2017 David Gibson, Red Hat Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
Markus Armbruster14a48c12019-05-23 16:35:05 +020024
David Gibson33face62017-12-08 10:35:35 +110025#include "qemu/osdep.h"
David Gibsonbe855372017-12-11 15:09:37 +110026#include "qemu/error-report.h"
David Gibson33face62017-12-08 10:35:35 +110027#include "qapi/error.h"
28#include "qapi/visitor.h"
David Gibsonee76a092017-12-11 13:10:44 +110029#include "sysemu/hw_accel.h"
David Gibson123eec62018-04-18 14:21:45 +100030#include "exec/ram_addr.h"
David Gibsonee76a092017-12-11 13:10:44 +110031#include "target/ppc/cpu.h"
David Gibson23098322018-03-16 19:19:13 +110032#include "target/ppc/mmu-hash64.h"
David Gibsonee76a092017-12-11 13:10:44 +110033#include "cpu-models.h"
34#include "kvm_ppc.h"
Markus Armbrusterd6454272019-08-12 07:23:45 +020035#include "migration/vmstate.h"
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +110036#include "sysemu/qtest.h"
Markus Armbruster14a48c12019-05-23 16:35:05 +020037#include "sysemu/tcg.h"
David Gibson33face62017-12-08 10:35:35 +110038
39#include "hw/ppc/spapr.h"
40
David Gibsonce2918c2019-03-06 15:35:37 +110041typedef struct SpaprCapPossible {
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +110042 int num; /* size of vals array below */
43 const char *help; /* help text for vals */
44 /*
45 * Note:
46 * - because of the way compatibility is determined vals MUST be ordered
47 * such that later options are a superset of all preceding options.
48 * - the order of vals must be preserved, that is their index is important,
49 * however vals may be added to the end of the list so long as the above
50 * point is observed
51 */
52 const char *vals[];
David Gibsonce2918c2019-03-06 15:35:37 +110053} SpaprCapPossible;
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +110054
David Gibsonce2918c2019-03-06 15:35:37 +110055typedef struct SpaprCapabilityInfo {
David Gibson33face62017-12-08 10:35:35 +110056 const char *name;
57 const char *description;
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +110058 int index;
David Gibson33face62017-12-08 10:35:35 +110059
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +110060 /* Getter and Setter Function Pointers */
61 ObjectPropertyAccessor *get;
62 ObjectPropertyAccessor *set;
63 const char *type;
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +110064 /* Possible values if this is a custom string type */
David Gibsonce2918c2019-03-06 15:35:37 +110065 SpaprCapPossible *possible;
David Gibson33face62017-12-08 10:35:35 +110066 /* Make sure the virtual hardware can support this capability */
David Gibsonce2918c2019-03-06 15:35:37 +110067 void (*apply)(SpaprMachineState *spapr, uint8_t val, Error **errp);
68 void (*cpu_apply)(SpaprMachineState *spapr, PowerPCCPU *cpu,
David Gibsone2e4f642018-03-28 14:45:44 +110069 uint8_t val, Error **errp);
Greg Kurz3725ef12019-05-22 15:43:46 +020070 bool (*migrate_needed)(void *opaque);
David Gibsonce2918c2019-03-06 15:35:37 +110071} SpaprCapabilityInfo;
David Gibson33face62017-12-08 10:35:35 +110072
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +110073static void spapr_cap_get_bool(Object *obj, Visitor *v, const char *name,
74 void *opaque, Error **errp)
David Gibsonee76a092017-12-11 13:10:44 +110075{
David Gibsonce2918c2019-03-06 15:35:37 +110076 SpaprCapabilityInfo *cap = opaque;
77 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +110078 bool value = spapr_get_cap(spapr, cap->index) == SPAPR_CAP_ON;
79
80 visit_type_bool(v, name, &value, errp);
81}
82
83static void spapr_cap_set_bool(Object *obj, Visitor *v, const char *name,
84 void *opaque, Error **errp)
85{
David Gibsonce2918c2019-03-06 15:35:37 +110086 SpaprCapabilityInfo *cap = opaque;
87 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +110088 bool value;
89 Error *local_err = NULL;
90
91 visit_type_bool(v, name, &value, &local_err);
92 if (local_err) {
93 error_propagate(errp, local_err);
94 return;
95 }
96
97 spapr->cmd_line_caps[cap->index] = true;
98 spapr->eff.caps[cap->index] = value ? SPAPR_CAP_ON : SPAPR_CAP_OFF;
99}
100
Suraj Jitindar Singh6898aed2018-01-19 16:00:01 +1100101
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100102static void spapr_cap_get_string(Object *obj, Visitor *v, const char *name,
103 void *opaque, Error **errp)
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +1100104{
David Gibsonce2918c2019-03-06 15:35:37 +1100105 SpaprCapabilityInfo *cap = opaque;
106 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +1100107 char *val = NULL;
108 uint8_t value = spapr_get_cap(spapr, cap->index);
109
110 if (value >= cap->possible->num) {
111 error_setg(errp, "Invalid value (%d) for cap-%s", value, cap->name);
112 return;
113 }
114
115 val = g_strdup(cap->possible->vals[value]);
116
117 visit_type_str(v, name, &val, errp);
118 g_free(val);
119}
120
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100121static void spapr_cap_set_string(Object *obj, Visitor *v, const char *name,
122 void *opaque, Error **errp)
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +1100123{
David Gibsonce2918c2019-03-06 15:35:37 +1100124 SpaprCapabilityInfo *cap = opaque;
125 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
Suraj Jitindar Singh87175d12018-03-01 17:37:59 +1100126 Error *local_err = NULL;
127 uint8_t i;
128 char *val;
129
130 visit_type_str(v, name, &val, &local_err);
131 if (local_err) {
132 error_propagate(errp, local_err);
133 return;
134 }
135
136 if (!strcmp(val, "?")) {
137 error_setg(errp, "%s", cap->possible->help);
138 goto out;
139 }
140 for (i = 0; i < cap->possible->num; i++) {
141 if (!strcasecmp(val, cap->possible->vals[i])) {
142 spapr->cmd_line_caps[cap->index] = true;
143 spapr->eff.caps[cap->index] = i;
144 goto out;
145 }
146 }
147
148 error_setg(errp, "Invalid capability mode \"%s\" for cap-%s", val,
149 cap->name);
150out:
151 g_free(val);
152}
153
David Gibson23098322018-03-16 19:19:13 +1100154static void spapr_cap_get_pagesize(Object *obj, Visitor *v, const char *name,
155 void *opaque, Error **errp)
156{
David Gibsonce2918c2019-03-06 15:35:37 +1100157 SpaprCapabilityInfo *cap = opaque;
158 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
David Gibson23098322018-03-16 19:19:13 +1100159 uint8_t val = spapr_get_cap(spapr, cap->index);
160 uint64_t pagesize = (1ULL << val);
161
162 visit_type_size(v, name, &pagesize, errp);
163}
164
165static void spapr_cap_set_pagesize(Object *obj, Visitor *v, const char *name,
166 void *opaque, Error **errp)
167{
David Gibsonce2918c2019-03-06 15:35:37 +1100168 SpaprCapabilityInfo *cap = opaque;
169 SpaprMachineState *spapr = SPAPR_MACHINE(obj);
David Gibson23098322018-03-16 19:19:13 +1100170 uint64_t pagesize;
171 uint8_t val;
172 Error *local_err = NULL;
173
174 visit_type_size(v, name, &pagesize, &local_err);
175 if (local_err) {
176 error_propagate(errp, local_err);
177 return;
178 }
179
180 if (!is_power_of_2(pagesize)) {
181 error_setg(errp, "cap-%s must be a power of 2", cap->name);
182 return;
183 }
184
185 val = ctz64(pagesize);
186 spapr->cmd_line_caps[cap->index] = true;
187 spapr->eff.caps[cap->index] = val;
188}
189
David Gibsonce2918c2019-03-06 15:35:37 +1100190static void cap_htm_apply(SpaprMachineState *spapr, uint8_t val, Error **errp)
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100191{
192 if (!val) {
193 /* TODO: We don't support disabling htm yet */
194 return;
195 }
David Gibsonee76a092017-12-11 13:10:44 +1100196 if (tcg_enabled()) {
197 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000198 "No Transactional Memory support in TCG,"
199 " try appending -machine cap-htm=off");
David Gibsonee76a092017-12-11 13:10:44 +1100200 } else if (kvm_enabled() && !kvmppc_has_cap_htm()) {
201 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000202"KVM implementation does not support Transactional Memory,"
203 " try appending -machine cap-htm=off"
David Gibsonee76a092017-12-11 13:10:44 +1100204 );
205 }
206}
207
David Gibsonce2918c2019-03-06 15:35:37 +1100208static void cap_vsx_apply(SpaprMachineState *spapr, uint8_t val, Error **errp)
David Gibson29386642017-12-07 17:08:47 +1100209{
210 PowerPCCPU *cpu = POWERPC_CPU(first_cpu);
211 CPUPPCState *env = &cpu->env;
212
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100213 if (!val) {
214 /* TODO: We don't support disabling vsx yet */
215 return;
216 }
David Gibson29386642017-12-07 17:08:47 +1100217 /* Allowable CPUs in spapr_cpu_core.c should already have gotten
218 * rid of anything that doesn't do VMX */
219 g_assert(env->insns_flags & PPC_ALTIVEC);
220 if (!(env->insns_flags2 & PPC2_VSX)) {
Daniel Blackf92be772019-08-12 17:10:44 +1000221 error_setg(errp, "VSX support not available,"
222 " try appending -machine cap-vsx=off");
David Gibson29386642017-12-07 17:08:47 +1100223 }
224}
225
David Gibsonce2918c2019-03-06 15:35:37 +1100226static void cap_dfp_apply(SpaprMachineState *spapr, uint8_t val, Error **errp)
David Gibson2d1fb9b2017-12-11 17:34:30 +1100227{
228 PowerPCCPU *cpu = POWERPC_CPU(first_cpu);
229 CPUPPCState *env = &cpu->env;
230
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100231 if (!val) {
232 /* TODO: We don't support disabling dfp yet */
233 return;
234 }
David Gibson2d1fb9b2017-12-11 17:34:30 +1100235 if (!(env->insns_flags2 & PPC2_DFP)) {
Daniel Blackf92be772019-08-12 17:10:44 +1000236 error_setg(errp, "DFP support not available,"
237 " try appending -machine cap-dfp=off");
David Gibson2d1fb9b2017-12-11 17:34:30 +1100238 }
239}
240
David Gibsonce2918c2019-03-06 15:35:37 +1100241SpaprCapPossible cap_cfpc_possible = {
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100242 .num = 3,
243 .vals = {"broken", "workaround", "fixed"},
244 .help = "broken - no protection, workaround - workaround available,"
245 " fixed - fixed in hardware",
246};
247
David Gibsonce2918c2019-03-06 15:35:37 +1100248static void cap_safe_cache_apply(SpaprMachineState *spapr, uint8_t val,
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100249 Error **errp)
250{
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100251 Error *local_err = NULL;
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100252 uint8_t kvm_val = kvmppc_get_cap_safe_cache();
253
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100254 if (tcg_enabled() && val) {
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100255 /* TCG only supports broken, allow other values and print a warning */
256 error_setg(&local_err,
257 "TCG doesn't support requested feature, cap-cfpc=%s",
258 cap_cfpc_possible.vals[val]);
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100259 } else if (kvm_enabled() && (val > kvm_val)) {
260 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000261 "Requested safe cache capability level not supported by kvm,"
262 " try appending -machine cap-cfpc=%s",
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100263 cap_cfpc_possible.vals[kvm_val]);
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100264 }
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100265
266 if (local_err != NULL)
267 warn_report_err(local_err);
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100268}
269
David Gibsonce2918c2019-03-06 15:35:37 +1100270SpaprCapPossible cap_sbbc_possible = {
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100271 .num = 3,
272 .vals = {"broken", "workaround", "fixed"},
273 .help = "broken - no protection, workaround - workaround available,"
274 " fixed - fixed in hardware",
275};
276
David Gibsonce2918c2019-03-06 15:35:37 +1100277static void cap_safe_bounds_check_apply(SpaprMachineState *spapr, uint8_t val,
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100278 Error **errp)
279{
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100280 Error *local_err = NULL;
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100281 uint8_t kvm_val = kvmppc_get_cap_safe_bounds_check();
282
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100283 if (tcg_enabled() && val) {
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100284 /* TCG only supports broken, allow other values and print a warning */
285 error_setg(&local_err,
286 "TCG doesn't support requested feature, cap-sbbc=%s",
287 cap_sbbc_possible.vals[val]);
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100288 } else if (kvm_enabled() && (val > kvm_val)) {
289 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000290"Requested safe bounds check capability level not supported by kvm,"
291 " try appending -machine cap-sbbc=%s",
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100292 cap_sbbc_possible.vals[kvm_val]);
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100293 }
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100294
295 if (local_err != NULL)
296 warn_report_err(local_err);
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100297}
298
David Gibsonce2918c2019-03-06 15:35:37 +1100299SpaprCapPossible cap_ibs_possible = {
Suraj Jitindar Singh399b2892019-03-01 14:19:11 +1100300 .num = 5,
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100301 /* Note workaround only maintained for compatibility */
Suraj Jitindar Singh399b2892019-03-01 14:19:11 +1100302 .vals = {"broken", "workaround", "fixed-ibs", "fixed-ccd", "fixed-na"},
303 .help = "broken - no protection, workaround - count cache flush"
304 ", fixed-ibs - indirect branch serialisation,"
305 " fixed-ccd - cache count disabled,"
306 " fixed-na - fixed in hardware (no longer applicable)",
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100307};
308
David Gibsonce2918c2019-03-06 15:35:37 +1100309static void cap_safe_indirect_branch_apply(SpaprMachineState *spapr,
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100310 uint8_t val, Error **errp)
311{
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100312 Error *local_err = NULL;
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100313 uint8_t kvm_val = kvmppc_get_cap_safe_indirect_branch();
314
Suraj Jitindar Singh399b2892019-03-01 14:19:11 +1100315 if (tcg_enabled() && val) {
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100316 /* TCG only supports broken, allow other values and print a warning */
317 error_setg(&local_err,
318 "TCG doesn't support requested feature, cap-ibs=%s",
319 cap_ibs_possible.vals[val]);
Suraj Jitindar Singh399b2892019-03-01 14:19:11 +1100320 } else if (kvm_enabled() && (val > kvm_val)) {
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100321 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000322"Requested safe indirect branch capability level not supported by kvm,"
323 " try appending -machine cap-ibs=%s",
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100324 cap_ibs_possible.vals[kvm_val]);
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100325 }
Suraj Jitindar Singh006e9d32019-03-01 15:46:08 +1100326
327 if (local_err != NULL) {
328 warn_report_err(local_err);
329 }
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100330}
331
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100332#define VALUE_DESC_TRISTATE " (broken, workaround, fixed)"
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100333
David Gibsonce2918c2019-03-06 15:35:37 +1100334void spapr_check_pagesize(SpaprMachineState *spapr, hwaddr pagesize,
David Gibson123eec62018-04-18 14:21:45 +1000335 Error **errp)
336{
337 hwaddr maxpagesize = (1ULL << spapr->eff.caps[SPAPR_CAP_HPT_MAXPAGESIZE]);
338
339 if (!kvmppc_hpt_needs_host_contiguous_pages()) {
340 return;
341 }
342
343 if (maxpagesize > pagesize) {
344 error_setg(errp,
345 "Can't support %"HWADDR_PRIu" kiB guest pages with %"
346 HWADDR_PRIu" kiB host pages with this KVM implementation",
347 maxpagesize >> 10, pagesize >> 10);
348 }
349}
350
David Gibsonce2918c2019-03-06 15:35:37 +1100351static void cap_hpt_maxpagesize_apply(SpaprMachineState *spapr,
David Gibson23098322018-03-16 19:19:13 +1100352 uint8_t val, Error **errp)
353{
354 if (val < 12) {
355 error_setg(errp, "Require at least 4kiB hpt-max-page-size");
David Gibson123eec62018-04-18 14:21:45 +1000356 return;
David Gibson23098322018-03-16 19:19:13 +1100357 } else if (val < 16) {
358 warn_report("Many guests require at least 64kiB hpt-max-page-size");
359 }
David Gibson123eec62018-04-18 14:21:45 +1000360
David Hildenbrand905b7ee2019-04-17 13:31:43 +0200361 spapr_check_pagesize(spapr, qemu_minrampagesize(), errp);
David Gibson23098322018-03-16 19:19:13 +1100362}
363
Greg Kurz3725ef12019-05-22 15:43:46 +0200364static bool cap_hpt_maxpagesize_migrate_needed(void *opaque)
365{
366 return !SPAPR_MACHINE_GET_CLASS(opaque)->pre_4_1_migration;
367}
368
David Gibson9dceda52018-04-16 16:47:19 +1000369static bool spapr_pagesize_cb(void *opaque, uint32_t seg_pshift,
370 uint32_t pshift)
371{
372 unsigned maxshift = *((unsigned *)opaque);
373
374 assert(pshift >= seg_pshift);
375
376 /* Don't allow the guest to use pages bigger than the configured
377 * maximum size */
378 if (pshift > maxshift) {
379 return false;
380 }
381
382 /* For whatever reason, KVM doesn't allow multiple pagesizes
383 * within a segment, *except* for the case of 16M pages in a 4k or
384 * 64k segment. Always exclude other cases, so that TCG and KVM
385 * guests see a consistent environment */
386 if ((pshift != seg_pshift) && (pshift != 24)) {
387 return false;
388 }
389
390 return true;
391}
392
David Gibsonce2918c2019-03-06 15:35:37 +1100393static void cap_hpt_maxpagesize_cpu_apply(SpaprMachineState *spapr,
David Gibson9dceda52018-04-16 16:47:19 +1000394 PowerPCCPU *cpu,
395 uint8_t val, Error **errp)
396{
397 unsigned maxshift = val;
398
399 ppc_hash64_filter_pagesizes(cpu, spapr_pagesize_cb, &maxshift);
400}
401
David Gibsonce2918c2019-03-06 15:35:37 +1100402static void cap_nested_kvm_hv_apply(SpaprMachineState *spapr,
Suraj Jitindar Singhb9a477b2018-10-08 14:25:39 +1100403 uint8_t val, Error **errp)
404{
405 if (!val) {
406 /* capability disabled by default */
407 return;
408 }
409
410 if (tcg_enabled()) {
411 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000412 "No Nested KVM-HV support in tcg,"
413 " try appending -machine cap-nested-hv=off");
Suraj Jitindar Singhb9a477b2018-10-08 14:25:39 +1100414 } else if (kvm_enabled()) {
415 if (!kvmppc_has_cap_nested_kvm_hv()) {
416 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000417"KVM implementation does not support Nested KVM-HV,"
418 " try appending -machine cap-nested-hv=off");
Suraj Jitindar Singhb9a477b2018-10-08 14:25:39 +1100419 } else if (kvmppc_set_cap_nested_kvm_hv(val) < 0) {
420 error_setg(errp,
421"Error enabling cap-nested-hv with KVM, try cap-nested-hv=off");
422 }
423 }
424}
425
David Gibsonce2918c2019-03-06 15:35:37 +1100426static void cap_large_decr_apply(SpaprMachineState *spapr,
Suraj Jitindar Singhc982f5c2019-03-01 13:43:14 +1100427 uint8_t val, Error **errp)
428{
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100429 PowerPCCPU *cpu = POWERPC_CPU(first_cpu);
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100430 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100431
432 if (!val) {
433 return; /* Disabled by default */
434 }
435
436 if (tcg_enabled()) {
437 if (!ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_3_00, 0,
438 spapr->max_compat_pvr)) {
439 error_setg(errp,
440 "Large decrementer only supported on POWER9, try -cpu POWER9");
441 return;
442 }
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100443 } else if (kvm_enabled()) {
444 int kvm_nr_bits = kvmppc_get_cap_large_decr();
445
446 if (!kvm_nr_bits) {
447 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000448 "No large decrementer support,"
449 " try appending -machine cap-large-decr=off");
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100450 } else if (pcc->lrg_decr_bits != kvm_nr_bits) {
451 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000452"KVM large decrementer size (%d) differs to model (%d),"
453 " try appending -machine cap-large-decr=off",
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100454 kvm_nr_bits, pcc->lrg_decr_bits);
455 }
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100456 }
457}
458
David Gibsonce2918c2019-03-06 15:35:37 +1100459static void cap_large_decr_cpu_apply(SpaprMachineState *spapr,
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100460 PowerPCCPU *cpu,
461 uint8_t val, Error **errp)
462{
463 CPUPPCState *env = &cpu->env;
464 target_ulong lpcr = env->spr[SPR_LPCR];
465
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100466 if (kvm_enabled()) {
467 if (kvmppc_enable_cap_large_decr(cpu, val)) {
468 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000469 "No large decrementer support,"
470 " try appending -machine cap-large-decr=off");
Suraj Jitindar Singh7d050522019-03-01 13:43:16 +1100471 }
472 }
473
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100474 if (val) {
475 lpcr |= LPCR_LD;
476 } else {
477 lpcr &= ~LPCR_LD;
478 }
479 ppc_store_lpcr(cpu, lpcr);
Suraj Jitindar Singhc982f5c2019-03-01 13:43:14 +1100480}
481
David Gibsonce2918c2019-03-06 15:35:37 +1100482static void cap_ccf_assist_apply(SpaprMachineState *spapr, uint8_t val,
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100483 Error **errp)
484{
485 uint8_t kvm_val = kvmppc_get_cap_count_cache_flush_assist();
486
487 if (tcg_enabled() && val) {
David Gibson37965df2020-01-30 10:28:56 +1100488 /* TCG doesn't implement anything here, but allow with a warning */
489 warn_report("TCG doesn't support requested feature, cap-ccf-assist=on");
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100490 } else if (kvm_enabled() && (val > kvm_val)) {
David Gibson37965df2020-01-30 10:28:56 +1100491 uint8_t kvm_ibs = kvmppc_get_cap_safe_indirect_branch();
492
493 if (kvm_ibs == SPAPR_CAP_FIXED_CCD) {
494 /*
495 * If we don't have CCF assist on the host, the assist
496 * instruction is a harmless no-op. It won't correctly
497 * implement the cache count flush *but* if we have
498 * count-cache-disabled in the host, that flush is
499 * unnnecessary. So, specifically allow this case. This
500 * allows us to have better performance on POWER9 DD2.3,
501 * while still working on POWER9 DD2.2 and POWER8 host
502 * cpus.
503 */
504 return;
505 }
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100506 error_setg(errp,
Daniel Blackf92be772019-08-12 17:10:44 +1000507"Requested count cache flush assist capability level not supported by kvm,"
508 " try appending -machine cap-ccf-assist=off");
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100509 }
510}
511
Nicholas Piggin8af7e1f2020-03-17 00:26:07 +1000512static void cap_fwnmi_apply(SpaprMachineState *spapr, uint8_t val,
Aravinda Prasad9d953ce2020-01-31 00:14:18 +0530513 Error **errp)
514{
515 if (!val) {
516 return; /* Disabled by default */
517 }
Aravinda Prasadf03496b2020-01-31 00:14:21 +0530518
Nicholas Piggin89ba4562020-03-17 00:26:10 +1000519 if (kvm_enabled()) {
Nicholas Pigginec010c02020-03-26 00:29:03 +1000520 if (!kvmppc_get_fwnmi()) {
521 error_setg(errp,
522"Firmware Assisted Non-Maskable Interrupts(FWNMI) not supported by KVM.");
523 error_append_hint(errp, "Try appending -machine cap-fwnmi=off\n");
Aravinda Prasadf03496b2020-01-31 00:14:21 +0530524 }
525 }
Aravinda Prasad9d953ce2020-01-31 00:14:18 +0530526}
527
David Gibsonce2918c2019-03-06 15:35:37 +1100528SpaprCapabilityInfo capability_table[SPAPR_CAP_NUM] = {
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100529 [SPAPR_CAP_HTM] = {
David Gibsonee76a092017-12-11 13:10:44 +1100530 .name = "htm",
531 .description = "Allow Hardware Transactional Memory (HTM)",
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100532 .index = SPAPR_CAP_HTM,
533 .get = spapr_cap_get_bool,
534 .set = spapr_cap_set_bool,
535 .type = "bool",
536 .apply = cap_htm_apply,
David Gibsonee76a092017-12-11 13:10:44 +1100537 },
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100538 [SPAPR_CAP_VSX] = {
David Gibson29386642017-12-07 17:08:47 +1100539 .name = "vsx",
540 .description = "Allow Vector Scalar Extensions (VSX)",
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100541 .index = SPAPR_CAP_VSX,
542 .get = spapr_cap_get_bool,
543 .set = spapr_cap_set_bool,
544 .type = "bool",
545 .apply = cap_vsx_apply,
David Gibson29386642017-12-07 17:08:47 +1100546 },
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100547 [SPAPR_CAP_DFP] = {
David Gibson2d1fb9b2017-12-11 17:34:30 +1100548 .name = "dfp",
549 .description = "Allow Decimal Floating Point (DFP)",
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100550 .index = SPAPR_CAP_DFP,
551 .get = spapr_cap_get_bool,
552 .set = spapr_cap_set_bool,
553 .type = "bool",
554 .apply = cap_dfp_apply,
David Gibson2d1fb9b2017-12-11 17:34:30 +1100555 },
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100556 [SPAPR_CAP_CFPC] = {
557 .name = "cfpc",
558 .description = "Cache Flush on Privilege Change" VALUE_DESC_TRISTATE,
559 .index = SPAPR_CAP_CFPC,
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100560 .get = spapr_cap_get_string,
561 .set = spapr_cap_set_string,
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100562 .type = "string",
Suraj Jitindar Singhf27aa812018-03-01 17:38:00 +1100563 .possible = &cap_cfpc_possible,
Suraj Jitindar Singh8f38eaf2018-01-19 16:00:02 +1100564 .apply = cap_safe_cache_apply,
565 },
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100566 [SPAPR_CAP_SBBC] = {
567 .name = "sbbc",
568 .description = "Speculation Barrier Bounds Checking" VALUE_DESC_TRISTATE,
569 .index = SPAPR_CAP_SBBC,
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100570 .get = spapr_cap_get_string,
571 .set = spapr_cap_set_string,
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100572 .type = "string",
Suraj Jitindar Singhaaf265f2018-03-01 17:38:01 +1100573 .possible = &cap_sbbc_possible,
Suraj Jitindar Singh09114fd2018-01-19 16:00:03 +1100574 .apply = cap_safe_bounds_check_apply,
575 },
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100576 [SPAPR_CAP_IBS] = {
577 .name = "ibs",
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100578 .description =
Suraj Jitindar Singh399b2892019-03-01 14:19:11 +1100579 "Indirect Branch Speculation (broken, workaround, fixed-ibs,"
580 "fixed-ccd, fixed-na)",
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100581 .index = SPAPR_CAP_IBS,
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100582 .get = spapr_cap_get_string,
583 .set = spapr_cap_set_string,
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100584 .type = "string",
Suraj Jitindar Singhc76c0d32018-03-01 17:38:02 +1100585 .possible = &cap_ibs_possible,
Suraj Jitindar Singh4be8d4e2018-01-19 16:00:04 +1100586 .apply = cap_safe_indirect_branch_apply,
587 },
David Gibson23098322018-03-16 19:19:13 +1100588 [SPAPR_CAP_HPT_MAXPAGESIZE] = {
589 .name = "hpt-max-page-size",
590 .description = "Maximum page size for Hash Page Table guests",
591 .index = SPAPR_CAP_HPT_MAXPAGESIZE,
592 .get = spapr_cap_get_pagesize,
593 .set = spapr_cap_set_pagesize,
594 .type = "int",
595 .apply = cap_hpt_maxpagesize_apply,
David Gibson9dceda52018-04-16 16:47:19 +1000596 .cpu_apply = cap_hpt_maxpagesize_cpu_apply,
Greg Kurz3725ef12019-05-22 15:43:46 +0200597 .migrate_needed = cap_hpt_maxpagesize_migrate_needed,
David Gibson23098322018-03-16 19:19:13 +1100598 },
Suraj Jitindar Singhb9a477b2018-10-08 14:25:39 +1100599 [SPAPR_CAP_NESTED_KVM_HV] = {
600 .name = "nested-hv",
601 .description = "Allow Nested KVM-HV",
602 .index = SPAPR_CAP_NESTED_KVM_HV,
603 .get = spapr_cap_get_bool,
604 .set = spapr_cap_set_bool,
605 .type = "bool",
606 .apply = cap_nested_kvm_hv_apply,
607 },
Suraj Jitindar Singhc982f5c2019-03-01 13:43:14 +1100608 [SPAPR_CAP_LARGE_DECREMENTER] = {
609 .name = "large-decr",
610 .description = "Allow Large Decrementer",
611 .index = SPAPR_CAP_LARGE_DECREMENTER,
612 .get = spapr_cap_get_bool,
613 .set = spapr_cap_set_bool,
614 .type = "bool",
615 .apply = cap_large_decr_apply,
Suraj Jitindar Singha8dafa52019-03-01 13:43:15 +1100616 .cpu_apply = cap_large_decr_cpu_apply,
Suraj Jitindar Singhc982f5c2019-03-01 13:43:14 +1100617 },
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100618 [SPAPR_CAP_CCF_ASSIST] = {
619 .name = "ccf-assist",
620 .description = "Count Cache Flush Assist via HW Instruction",
621 .index = SPAPR_CAP_CCF_ASSIST,
622 .get = spapr_cap_get_bool,
623 .set = spapr_cap_set_bool,
624 .type = "bool",
625 .apply = cap_ccf_assist_apply,
626 },
Nicholas Piggin8af7e1f2020-03-17 00:26:07 +1000627 [SPAPR_CAP_FWNMI] = {
628 .name = "fwnmi",
629 .description = "Implements PAPR FWNMI option",
630 .index = SPAPR_CAP_FWNMI,
Aravinda Prasad9d953ce2020-01-31 00:14:18 +0530631 .get = spapr_cap_get_bool,
632 .set = spapr_cap_set_bool,
633 .type = "bool",
Nicholas Piggin8af7e1f2020-03-17 00:26:07 +1000634 .apply = cap_fwnmi_apply,
Aravinda Prasad9d953ce2020-01-31 00:14:18 +0530635 },
David Gibson33face62017-12-08 10:35:35 +1100636};
637
David Gibsonce2918c2019-03-06 15:35:37 +1100638static SpaprCapabilities default_caps_with_cpu(SpaprMachineState *spapr,
David Gibsonad99d042018-06-14 16:33:58 +1000639 const char *cputype)
David Gibson33face62017-12-08 10:35:35 +1100640{
David Gibsonce2918c2019-03-06 15:35:37 +1100641 SpaprMachineClass *smc = SPAPR_MACHINE_GET_CLASS(spapr);
642 SpaprCapabilities caps;
David Gibson33face62017-12-08 10:35:35 +1100643
644 caps = smc->default_caps;
645
Suraj Jitindar Singhedaa7992019-03-01 13:43:17 +1100646 if (!ppc_type_check_compat(cputype, CPU_POWERPC_LOGICAL_3_00,
647 0, spapr->max_compat_pvr)) {
648 caps.caps[SPAPR_CAP_LARGE_DECREMENTER] = SPAPR_CAP_OFF;
649 }
650
David Gibsonad99d042018-06-14 16:33:58 +1000651 if (!ppc_type_check_compat(cputype, CPU_POWERPC_LOGICAL_2_07,
652 0, spapr->max_compat_pvr)) {
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100653 caps.caps[SPAPR_CAP_HTM] = SPAPR_CAP_OFF;
Suraj Jitindar Singhb2540202018-06-12 15:16:30 +1000654 caps.caps[SPAPR_CAP_CFPC] = SPAPR_CAP_BROKEN;
David Gibsonee76a092017-12-11 13:10:44 +1100655 }
David Gibson33face62017-12-08 10:35:35 +1100656
David Gibsonad99d042018-06-14 16:33:58 +1000657 if (!ppc_type_check_compat(cputype, CPU_POWERPC_LOGICAL_2_06_PLUS,
658 0, spapr->max_compat_pvr)) {
Suraj Jitindar Singh813f3cf2018-03-01 17:38:04 +1100659 caps.caps[SPAPR_CAP_SBBC] = SPAPR_CAP_BROKEN;
660 }
661
David Gibsonad99d042018-06-14 16:33:58 +1000662 if (!ppc_type_check_compat(cputype, CPU_POWERPC_LOGICAL_2_06,
663 0, spapr->max_compat_pvr)) {
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100664 caps.caps[SPAPR_CAP_VSX] = SPAPR_CAP_OFF;
665 caps.caps[SPAPR_CAP_DFP] = SPAPR_CAP_OFF;
Suraj Jitindar Singh813f3cf2018-03-01 17:38:04 +1100666 caps.caps[SPAPR_CAP_IBS] = SPAPR_CAP_BROKEN;
David Gibson29386642017-12-07 17:08:47 +1100667 }
668
Greg Kurze8937292018-07-02 10:54:56 +0200669 /* This is for pseries-2.12 and older */
670 if (smc->default_caps.caps[SPAPR_CAP_HPT_MAXPAGESIZE] == 0) {
671 uint8_t mps;
672
673 if (kvmppc_hpt_needs_host_contiguous_pages()) {
David Hildenbrand905b7ee2019-04-17 13:31:43 +0200674 mps = ctz64(qemu_minrampagesize());
Greg Kurze8937292018-07-02 10:54:56 +0200675 } else {
676 mps = 34; /* allow everything up to 16GiB, i.e. everything */
677 }
678
679 caps.caps[SPAPR_CAP_HPT_MAXPAGESIZE] = mps;
680 }
681
David Gibson33face62017-12-08 10:35:35 +1100682 return caps;
683}
684
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100685int spapr_caps_pre_load(void *opaque)
David Gibsonbe855372017-12-11 15:09:37 +1100686{
David Gibsonce2918c2019-03-06 15:35:37 +1100687 SpaprMachineState *spapr = opaque;
David Gibsonbe855372017-12-11 15:09:37 +1100688
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100689 /* Set to default so we can tell if this came in with the migration */
690 spapr->mig = spapr->def;
691 return 0;
692}
693
694int spapr_caps_pre_save(void *opaque)
695{
David Gibsonce2918c2019-03-06 15:35:37 +1100696 SpaprMachineState *spapr = opaque;
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100697
698 spapr->mig = spapr->eff;
699 return 0;
David Gibsonbe855372017-12-11 15:09:37 +1100700}
701
702/* This has to be called from the top-level spapr post_load, not the
703 * caps specific one. Otherwise it wouldn't be called when the source
704 * caps are all defaults, which could still conflict with overridden
705 * caps on the destination */
David Gibsonce2918c2019-03-06 15:35:37 +1100706int spapr_caps_post_migration(SpaprMachineState *spapr)
David Gibsonbe855372017-12-11 15:09:37 +1100707{
David Gibsonbe855372017-12-11 15:09:37 +1100708 int i;
709 bool ok = true;
David Gibsonce2918c2019-03-06 15:35:37 +1100710 SpaprCapabilities dstcaps = spapr->eff;
711 SpaprCapabilities srccaps;
David Gibsonbe855372017-12-11 15:09:37 +1100712
David Gibsonad99d042018-06-14 16:33:58 +1000713 srccaps = default_caps_with_cpu(spapr, MACHINE(spapr)->cpu_type);
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100714 for (i = 0; i < SPAPR_CAP_NUM; i++) {
715 /* If not default value then assume came in with the migration */
716 if (spapr->mig.caps[i] != spapr->def.caps[i]) {
717 srccaps.caps[i] = spapr->mig.caps[i];
718 }
719 }
David Gibsonbe855372017-12-11 15:09:37 +1100720
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100721 for (i = 0; i < SPAPR_CAP_NUM; i++) {
David Gibsonce2918c2019-03-06 15:35:37 +1100722 SpaprCapabilityInfo *info = &capability_table[i];
David Gibsonbe855372017-12-11 15:09:37 +1100723
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100724 if (srccaps.caps[i] > dstcaps.caps[i]) {
725 error_report("cap-%s higher level (%d) in incoming stream than on destination (%d)",
726 info->name, srccaps.caps[i], dstcaps.caps[i]);
David Gibsonbe855372017-12-11 15:09:37 +1100727 ok = false;
728 }
729
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100730 if (srccaps.caps[i] < dstcaps.caps[i]) {
731 warn_report("cap-%s lower level (%d) in incoming stream than on destination (%d)",
732 info->name, srccaps.caps[i], dstcaps.caps[i]);
David Gibsonbe855372017-12-11 15:09:37 +1100733 }
734 }
735
David Gibsonbe855372017-12-11 15:09:37 +1100736 return ok ? 0 : -EINVAL;
737}
738
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100739/* Used to generate the migration field and needed function for a spapr cap */
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100740#define SPAPR_CAP_MIG_STATE(sname, cap) \
741static bool spapr_cap_##sname##_needed(void *opaque) \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100742{ \
David Gibsonce2918c2019-03-06 15:35:37 +1100743 SpaprMachineState *spapr = opaque; \
Greg Kurz3725ef12019-05-22 15:43:46 +0200744 bool (*needed)(void *opaque) = \
745 capability_table[cap].migrate_needed; \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100746 \
Greg Kurz3725ef12019-05-22 15:43:46 +0200747 return needed ? needed(opaque) : true && \
748 spapr->cmd_line_caps[cap] && \
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100749 (spapr->eff.caps[cap] != \
750 spapr->def.caps[cap]); \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100751} \
752 \
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100753const VMStateDescription vmstate_spapr_cap_##sname = { \
754 .name = "spapr/cap/" #sname, \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100755 .version_id = 1, \
756 .minimum_version_id = 1, \
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100757 .needed = spapr_cap_##sname##_needed, \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100758 .fields = (VMStateField[]) { \
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100759 VMSTATE_UINT8(mig.caps[cap], \
David Gibsonce2918c2019-03-06 15:35:37 +1100760 SpaprMachineState), \
Suraj Jitindar Singh1f63eba2018-01-19 16:00:00 +1100761 VMSTATE_END_OF_LIST() \
762 }, \
David Gibsonbe855372017-12-11 15:09:37 +1100763}
764
Suraj Jitindar Singh8c5909c2018-02-15 11:44:41 +1100765SPAPR_CAP_MIG_STATE(htm, SPAPR_CAP_HTM);
766SPAPR_CAP_MIG_STATE(vsx, SPAPR_CAP_VSX);
767SPAPR_CAP_MIG_STATE(dfp, SPAPR_CAP_DFP);
768SPAPR_CAP_MIG_STATE(cfpc, SPAPR_CAP_CFPC);
769SPAPR_CAP_MIG_STATE(sbbc, SPAPR_CAP_SBBC);
770SPAPR_CAP_MIG_STATE(ibs, SPAPR_CAP_IBS);
David Gibson64d4a532019-05-17 14:10:44 +1000771SPAPR_CAP_MIG_STATE(hpt_maxpagesize, SPAPR_CAP_HPT_MAXPAGESIZE);
Suraj Jitindar Singhb9a477b2018-10-08 14:25:39 +1100772SPAPR_CAP_MIG_STATE(nested_kvm_hv, SPAPR_CAP_NESTED_KVM_HV);
Suraj Jitindar Singhc982f5c2019-03-01 13:43:14 +1100773SPAPR_CAP_MIG_STATE(large_decr, SPAPR_CAP_LARGE_DECREMENTER);
Suraj Jitindar Singh8ff43ee2019-03-01 14:19:12 +1100774SPAPR_CAP_MIG_STATE(ccf_assist, SPAPR_CAP_CCF_ASSIST);
Nicholas Piggin8af7e1f2020-03-17 00:26:07 +1000775SPAPR_CAP_MIG_STATE(fwnmi, SPAPR_CAP_FWNMI);
David Gibsonbe855372017-12-11 15:09:37 +1100776
David Gibsonce2918c2019-03-06 15:35:37 +1100777void spapr_caps_init(SpaprMachineState *spapr)
David Gibson33face62017-12-08 10:35:35 +1100778{
David Gibsonce2918c2019-03-06 15:35:37 +1100779 SpaprCapabilities default_caps;
David Gibson33face62017-12-08 10:35:35 +1100780 int i;
781
David Gibson9f6edd02018-06-14 16:37:28 +1000782 /* Compute the actual set of caps we should run with */
David Gibsonad99d042018-06-14 16:33:58 +1000783 default_caps = default_caps_with_cpu(spapr, MACHINE(spapr)->cpu_type);
David Gibson33face62017-12-08 10:35:35 +1100784
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100785 for (i = 0; i < SPAPR_CAP_NUM; i++) {
786 /* Store the defaults */
787 spapr->def.caps[i] = default_caps.caps[i];
788 /* If not set on the command line then apply the default value */
789 if (!spapr->cmd_line_caps[i]) {
790 spapr->eff.caps[i] = default_caps.caps[i];
791 }
792 }
David Gibson9f6edd02018-06-14 16:37:28 +1000793}
David Gibson33face62017-12-08 10:35:35 +1100794
David Gibsonce2918c2019-03-06 15:35:37 +1100795void spapr_caps_apply(SpaprMachineState *spapr)
David Gibson9f6edd02018-06-14 16:37:28 +1000796{
797 int i;
David Gibson33face62017-12-08 10:35:35 +1100798
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100799 for (i = 0; i < SPAPR_CAP_NUM; i++) {
David Gibsonce2918c2019-03-06 15:35:37 +1100800 SpaprCapabilityInfo *info = &capability_table[i];
David Gibson33face62017-12-08 10:35:35 +1100801
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100802 /*
803 * If the apply function can't set the desired level and thinks it's
804 * fatal, it should cause that.
805 */
806 info->apply(spapr, spapr->eff.caps[i], &error_fatal);
David Gibson33face62017-12-08 10:35:35 +1100807 }
David Gibson33face62017-12-08 10:35:35 +1100808}
809
David Gibsonce2918c2019-03-06 15:35:37 +1100810void spapr_caps_cpu_apply(SpaprMachineState *spapr, PowerPCCPU *cpu)
David Gibsone2e4f642018-03-28 14:45:44 +1100811{
812 int i;
813
814 for (i = 0; i < SPAPR_CAP_NUM; i++) {
David Gibsonce2918c2019-03-06 15:35:37 +1100815 SpaprCapabilityInfo *info = &capability_table[i];
David Gibsone2e4f642018-03-28 14:45:44 +1100816
817 /*
818 * If the apply function can't set the desired level and thinks it's
819 * fatal, it should cause that.
820 */
821 if (info->cpu_apply) {
822 info->cpu_apply(spapr, cpu, spapr->eff.caps[i], &error_fatal);
823 }
824 }
825}
826
Markus Armbruster40c22812020-05-05 17:29:23 +0200827void spapr_caps_add_properties(SpaprMachineClass *smc)
David Gibson33face62017-12-08 10:35:35 +1100828{
David Gibson33face62017-12-08 10:35:35 +1100829 ObjectClass *klass = OBJECT_CLASS(smc);
830 int i;
831
832 for (i = 0; i < ARRAY_SIZE(capability_table); i++) {
David Gibsonce2918c2019-03-06 15:35:37 +1100833 SpaprCapabilityInfo *cap = &capability_table[i];
Shivaprasad G Bhatd7588802019-07-17 03:19:43 -0500834 char *name = g_strdup_printf("cap-%s", cap->name);
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100835 char *desc;
David Gibson33face62017-12-08 10:35:35 +1100836
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100837 object_class_property_add(klass, name, cap->type,
838 cap->get, cap->set,
Markus Armbrusterd2623122020-05-05 17:29:22 +0200839 NULL, cap);
David Gibson33face62017-12-08 10:35:35 +1100840
David Gibson895d5cd2018-01-15 13:51:22 +1100841 desc = g_strdup_printf("%s", cap->description);
Markus Armbruster7eecec72020-05-05 17:29:15 +0200842 object_class_property_set_description(klass, name, desc);
Shivaprasad G Bhatd7588802019-07-17 03:19:43 -0500843 g_free(name);
Suraj Jitindar Singh4e5fe362018-01-12 16:33:43 +1100844 g_free(desc);
David Gibson33face62017-12-08 10:35:35 +1100845 }
846}