blob: bf592227ee18718dfbe98bed211073b870b7293b [file] [log] [blame]
bellardfdf9b3e2006-04-27 21:07:38 +00001/*
2 * SH4 emulation
ths5fafdf22007-09-16 21:08:06 +00003 *
bellardfdf9b3e2006-04-27 21:07:38 +00004 * Copyright (c) 2005 Samuel Tardieu
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
Blue Swirl8167ee82009-07-16 20:47:01 +000017 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
bellardfdf9b3e2006-04-27 21:07:38 +000018 */
19#ifndef _CPU_SH4_H
20#define _CPU_SH4_H
21
22#include "config.h"
Stefan Weil9a78eea2010-10-22 23:03:33 +020023#include "qemu-common.h"
bellardfdf9b3e2006-04-27 21:07:38 +000024
25#define TARGET_LONG_BITS 32
26#define TARGET_HAS_ICE 1
27
ths9042c0e2006-12-23 14:18:40 +000028#define ELF_MACHINE EM_SH
29
aurel320fd3ca32008-09-02 16:18:28 +000030/* CPU Subtypes */
31#define SH_CPU_SH7750 (1 << 0)
32#define SH_CPU_SH7750S (1 << 1)
33#define SH_CPU_SH7750R (1 << 2)
34#define SH_CPU_SH7751 (1 << 3)
35#define SH_CPU_SH7751R (1 << 4)
aurel32a9c43f82008-12-13 18:57:28 +000036#define SH_CPU_SH7785 (1 << 5)
aurel320fd3ca32008-09-02 16:18:28 +000037#define SH_CPU_SH7750_ALL (SH_CPU_SH7750 | SH_CPU_SH7750S | SH_CPU_SH7750R)
38#define SH_CPU_SH7751_ALL (SH_CPU_SH7751 | SH_CPU_SH7751R)
39
Andreas Färber9349b4f2012-03-14 01:38:32 +010040#define CPUArchState struct CPUSH4State
pbrookc2764712009-03-07 15:24:59 +000041
bellardfdf9b3e2006-04-27 21:07:38 +000042#include "cpu-defs.h"
43
bellardeda9b092006-06-14 15:02:05 +000044#include "softfloat.h"
45
bellardfdf9b3e2006-04-27 21:07:38 +000046#define TARGET_PAGE_BITS 12 /* 4k XXXXX */
47
Richard Henderson52705892010-03-10 14:33:23 -080048#define TARGET_PHYS_ADDR_SPACE_BITS 32
49#define TARGET_VIRT_ADDR_SPACE_BITS 32
50
bellardfdf9b3e2006-04-27 21:07:38 +000051#define SR_MD (1 << 30)
52#define SR_RB (1 << 29)
53#define SR_BL (1 << 28)
54#define SR_FD (1 << 15)
55#define SR_M (1 << 9)
56#define SR_Q (1 << 8)
aurel3256cd2b92008-12-13 19:27:22 +000057#define SR_I3 (1 << 7)
58#define SR_I2 (1 << 6)
59#define SR_I1 (1 << 5)
60#define SR_I0 (1 << 4)
bellardfdf9b3e2006-04-27 21:07:38 +000061#define SR_S (1 << 1)
62#define SR_T (1 << 0)
63
Aurelien Jarno26ac1ea2011-01-14 20:39:18 +010064#define FPSCR_MASK (0x003fffff)
65#define FPSCR_FR (1 << 21)
66#define FPSCR_SZ (1 << 20)
67#define FPSCR_PR (1 << 19)
68#define FPSCR_DN (1 << 18)
69#define FPSCR_CAUSE_MASK (0x3f << 12)
70#define FPSCR_CAUSE_SHIFT (12)
71#define FPSCR_CAUSE_E (1 << 17)
72#define FPSCR_CAUSE_V (1 << 16)
73#define FPSCR_CAUSE_Z (1 << 15)
74#define FPSCR_CAUSE_O (1 << 14)
75#define FPSCR_CAUSE_U (1 << 13)
76#define FPSCR_CAUSE_I (1 << 12)
77#define FPSCR_ENABLE_MASK (0x1f << 7)
78#define FPSCR_ENABLE_SHIFT (7)
79#define FPSCR_ENABLE_V (1 << 11)
80#define FPSCR_ENABLE_Z (1 << 10)
81#define FPSCR_ENABLE_O (1 << 9)
82#define FPSCR_ENABLE_U (1 << 8)
83#define FPSCR_ENABLE_I (1 << 7)
84#define FPSCR_FLAG_MASK (0x1f << 2)
85#define FPSCR_FLAG_SHIFT (2)
86#define FPSCR_FLAG_V (1 << 6)
87#define FPSCR_FLAG_Z (1 << 5)
88#define FPSCR_FLAG_O (1 << 4)
89#define FPSCR_FLAG_U (1 << 3)
90#define FPSCR_FLAG_I (1 << 2)
91#define FPSCR_RM_MASK (0x03 << 0)
92#define FPSCR_RM_NEAREST (0 << 0)
93#define FPSCR_RM_ZERO (1 << 0)
94
ths823029f2007-12-02 06:10:04 +000095#define DELAY_SLOT (1 << 0)
bellardfdf9b3e2006-04-27 21:07:38 +000096#define DELAY_SLOT_CONDITIONAL (1 << 1)
ths823029f2007-12-02 06:10:04 +000097#define DELAY_SLOT_TRUE (1 << 2)
98#define DELAY_SLOT_CLEARME (1 << 3)
99/* The dynamic value of the DELAY_SLOT_TRUE flag determines whether the jump
100 * after the delay slot should be taken or not. It is calculated from SR_T.
101 *
102 * It is unclear if it is permitted to modify the SR_T flag in a delay slot.
103 * The use of DELAY_SLOT_TRUE flag makes us accept such SR_T modification.
104 */
bellardfdf9b3e2006-04-27 21:07:38 +0000105
bellardfdf9b3e2006-04-27 21:07:38 +0000106typedef struct tlb_t {
bellardfdf9b3e2006-04-27 21:07:38 +0000107 uint32_t vpn; /* virtual page number */
bellardfdf9b3e2006-04-27 21:07:38 +0000108 uint32_t ppn; /* physical page number */
Aurelien Jarnoaf090492010-02-03 02:32:49 +0100109 uint32_t size; /* mapped page size in bytes */
110 uint8_t asid; /* address space identifier */
111 uint8_t v:1; /* validity */
112 uint8_t sz:2; /* page size */
113 uint8_t sh:1; /* share status */
114 uint8_t c:1; /* cacheability */
115 uint8_t pr:2; /* protection key */
116 uint8_t d:1; /* dirty */
117 uint8_t wt:1; /* write through */
118 uint8_t sa:3; /* space attribute (PCMCIA) */
119 uint8_t tc:1; /* timing control */
bellardfdf9b3e2006-04-27 21:07:38 +0000120} tlb_t;
121
122#define UTLB_SIZE 64
123#define ITLB_SIZE 4
124
j_mayer6ebbf392007-10-14 07:07:08 +0000125#define NB_MMU_MODES 2
126
aurel3271968fa2008-12-13 18:57:37 +0000127enum sh_features {
128 SH_FEATURE_SH4A = 1,
aurel32c2432a42009-02-07 15:18:14 +0000129 SH_FEATURE_BCR3_AND_BCR4 = 2,
aurel3271968fa2008-12-13 18:57:37 +0000130};
131
edgar_igl852d4812009-04-01 23:10:46 +0000132typedef struct memory_content {
133 uint32_t address;
134 uint32_t value;
135 struct memory_content *next;
136} memory_content;
137
bellardfdf9b3e2006-04-27 21:07:38 +0000138typedef struct CPUSH4State {
139 uint32_t flags; /* general execution flags */
140 uint32_t gregs[24]; /* general registers */
thse04ea3d2007-06-25 13:53:11 +0000141 float32 fregs[32]; /* floating point registers */
bellardfdf9b3e2006-04-27 21:07:38 +0000142 uint32_t sr; /* status register */
143 uint32_t ssr; /* saved status register */
144 uint32_t spc; /* saved program counter */
145 uint32_t gbr; /* global base register */
146 uint32_t vbr; /* vector base register */
147 uint32_t sgr; /* saved global register 15 */
148 uint32_t dbr; /* debug base register */
149 uint32_t pc; /* program counter */
150 uint32_t delayed_pc; /* target of delayed jump */
151 uint32_t mach; /* multiply and accumulate high */
152 uint32_t macl; /* multiply and accumulate low */
153 uint32_t pr; /* procedure register */
154 uint32_t fpscr; /* floating point status/control register */
155 uint32_t fpul; /* floating point communication register */
156
aurel3217b086f2008-09-01 22:12:14 +0000157 /* float point status register */
thsea6cf6b2007-06-22 11:12:01 +0000158 float_status fp_status;
bellardeda9b092006-06-14 15:02:05 +0000159
aurel3271968fa2008-12-13 18:57:37 +0000160 /* The features that we should emulate. See sh_features above. */
161 uint32_t features;
162
bellardfdf9b3e2006-04-27 21:07:38 +0000163 /* Those belong to the specific unit (SH7750) but are handled here */
164 uint32_t mmucr; /* MMU control register */
165 uint32_t pteh; /* page table entry high register */
166 uint32_t ptel; /* page table entry low register */
167 uint32_t ptea; /* page table entry assistance register */
168 uint32_t ttb; /* tranlation table base register */
169 uint32_t tea; /* TLB exception address register */
170 uint32_t tra; /* TRAPA exception register */
171 uint32_t expevt; /* exception event register */
172 uint32_t intevt; /* interrupt event register */
173
Aurelien Jarno4f6493f2011-01-14 20:39:18 +0100174 tlb_t itlb[ITLB_SIZE]; /* instruction translation table */
175 tlb_t utlb[UTLB_SIZE]; /* unified translation table */
176
177 uint32_t ldst;
178
179 CPU_COMMON
180
181 int id; /* CPU model */
aurel320fd3ca32008-09-02 16:18:28 +0000182 uint32_t pvr; /* Processor Version Register */
183 uint32_t prr; /* Processor Revision Register */
184 uint32_t cvr; /* Cache Version Register */
185
thse96e2042007-12-02 06:18:24 +0000186 void *intc_handle;
Aurelien Jarnoefac4152011-02-24 12:31:41 +0100187 int in_sleep; /* SR_BL ignored during sleep */
edgar_igl852d4812009-04-01 23:10:46 +0000188 memory_content *movcal_backup;
189 memory_content **movcal_backup_tail;
bellardfdf9b3e2006-04-27 21:07:38 +0000190} CPUSH4State;
191
Andreas Färber339894b2012-02-11 17:26:17 +0100192#include "cpu-qom.h"
193
Andreas Färber445e9572012-05-04 18:35:09 +0200194SuperHCPU *cpu_sh4_init(const char *cpu_model);
bellardfdf9b3e2006-04-27 21:07:38 +0000195int cpu_sh4_exec(CPUSH4State * s);
ths5fafdf22007-09-16 21:08:06 +0000196int cpu_sh4_signal_handler(int host_signum, void *pinfo,
ths5a7b5422007-01-31 12:16:51 +0000197 void *puc);
aurel3242083222008-12-11 22:42:50 +0000198int cpu_sh4_handle_mmu_fault(CPUSH4State * env, target_ulong address, int rw,
Blue Swirl97b348e2011-08-01 16:12:17 +0000199 int mmu_idx);
Nathan Froyd0b5c1ce2009-08-10 13:37:36 -0700200#define cpu_handle_mmu_fault cpu_sh4_handle_mmu_fault
aurel3242083222008-12-11 22:42:50 +0000201void do_interrupt(CPUSH4State * env);
202
Stefan Weil9a78eea2010-10-22 23:03:33 +0200203void sh4_cpu_list(FILE *f, fprintf_function cpu_fprintf);
Paul Brook3c7b48b2010-03-01 04:11:28 +0000204#if !defined(CONFIG_USER_ONLY)
Aurelien Jarnoe0bcb9c2010-02-02 19:39:11 +0100205void cpu_sh4_invalidate_tlb(CPUSH4State *s);
Aurelien Jarnobc656a22011-01-26 02:16:39 +0100206uint32_t cpu_sh4_read_mmaped_itlb_addr(CPUSH4State *s,
207 target_phys_addr_t addr);
Aurelien Jarnoc0f809c2011-01-09 23:53:45 +0100208void cpu_sh4_write_mmaped_itlb_addr(CPUSH4State *s, target_phys_addr_t addr,
Aurelien Jarno9f973092011-01-26 02:07:50 +0100209 uint32_t mem_value);
Aurelien Jarnobc656a22011-01-26 02:16:39 +0100210uint32_t cpu_sh4_read_mmaped_itlb_data(CPUSH4State *s,
211 target_phys_addr_t addr);
Aurelien Jarno9f973092011-01-26 02:07:50 +0100212void cpu_sh4_write_mmaped_itlb_data(CPUSH4State *s, target_phys_addr_t addr,
213 uint32_t mem_value);
Aurelien Jarnobc656a22011-01-26 02:16:39 +0100214uint32_t cpu_sh4_read_mmaped_utlb_addr(CPUSH4State *s,
215 target_phys_addr_t addr);
Anthony Liguoric227f092009-10-01 16:12:16 -0500216void cpu_sh4_write_mmaped_utlb_addr(CPUSH4State *s, target_phys_addr_t addr,
Aurelien Jarno9f973092011-01-26 02:07:50 +0100217 uint32_t mem_value);
Aurelien Jarnobc656a22011-01-26 02:16:39 +0100218uint32_t cpu_sh4_read_mmaped_utlb_data(CPUSH4State *s,
219 target_phys_addr_t addr);
Aurelien Jarno9f973092011-01-26 02:07:50 +0100220void cpu_sh4_write_mmaped_utlb_data(CPUSH4State *s, target_phys_addr_t addr,
221 uint32_t mem_value);
Paul Brook3c7b48b2010-03-01 04:11:28 +0000222#endif
bellardfdf9b3e2006-04-27 21:07:38 +0000223
edgar_igl852d4812009-04-01 23:10:46 +0000224int cpu_sh4_is_cached(CPUSH4State * env, target_ulong addr);
225
aurel320b6d3ae2008-09-15 07:43:43 +0000226static inline void cpu_set_tls(CPUSH4State *env, target_ulong newtls)
227{
228 env->gbr = newtls;
229}
230
aurel32ef7ec1c2009-03-03 06:12:03 +0000231void cpu_load_tlb(CPUSH4State * env);
232
bellardfdf9b3e2006-04-27 21:07:38 +0000233#include "softfloat.h"
234
Andreas Färber445e9572012-05-04 18:35:09 +0200235static inline CPUSH4State *cpu_init(const char *cpu_model)
236{
237 SuperHCPU *cpu = cpu_sh4_init(cpu_model);
238 if (cpu == NULL) {
239 return NULL;
240 }
241 return &cpu->env;
242}
243
ths9467d442007-06-03 21:02:38 +0000244#define cpu_exec cpu_sh4_exec
245#define cpu_gen_code cpu_sh4_gen_code
246#define cpu_signal_handler cpu_sh4_signal_handler
aurel320fd3ca32008-09-02 16:18:28 +0000247#define cpu_list sh4_cpu_list
ths9467d442007-06-03 21:02:38 +0000248
j_mayer6ebbf392007-10-14 07:07:08 +0000249/* MMU modes definitions */
250#define MMU_MODE0_SUFFIX _kernel
251#define MMU_MODE1_SUFFIX _user
252#define MMU_USER_IDX 1
Andreas Färber73e57162012-03-14 01:38:22 +0100253static inline int cpu_mmu_index (CPUSH4State *env)
j_mayer6ebbf392007-10-14 07:07:08 +0000254{
255 return (env->sr & SR_MD) == 0 ? 1 : 0;
256}
257
pbrook6e68e072008-05-30 17:22:15 +0000258#if defined(CONFIG_USER_ONLY)
Andreas Färber73e57162012-03-14 01:38:22 +0100259static inline void cpu_clone_regs(CPUSH4State *env, target_ulong newsp)
pbrook6e68e072008-05-30 17:22:15 +0000260{
pbrookf8ed7072008-05-30 17:54:15 +0000261 if (newsp)
pbrook6e68e072008-05-30 17:22:15 +0000262 env->gregs[15] = newsp;
263 env->gregs[0] = 0;
264}
265#endif
266
bellardfdf9b3e2006-04-27 21:07:38 +0000267#include "cpu-all.h"
268
269/* Memory access type */
270enum {
271 /* Privilege */
272 ACCESS_PRIV = 0x01,
273 /* Direction */
274 ACCESS_WRITE = 0x02,
275 /* Type of instruction */
276 ACCESS_CODE = 0x10,
277 ACCESS_INT = 0x20
278};
279
280/* MMU control register */
281#define MMUCR 0x1F000010
282#define MMUCR_AT (1<<0)
Aurelien Jarnoe0bcb9c2010-02-02 19:39:11 +0100283#define MMUCR_TI (1<<2)
bellardfdf9b3e2006-04-27 21:07:38 +0000284#define MMUCR_SV (1<<8)
aurel32ea2b5422008-05-09 18:45:55 +0000285#define MMUCR_URC_BITS (6)
286#define MMUCR_URC_OFFSET (10)
287#define MMUCR_URC_SIZE (1 << MMUCR_URC_BITS)
288#define MMUCR_URC_MASK (((MMUCR_URC_SIZE) - 1) << MMUCR_URC_OFFSET)
289static inline int cpu_mmucr_urc (uint32_t mmucr)
290{
291 return ((mmucr & MMUCR_URC_MASK) >> MMUCR_URC_OFFSET);
292}
293
294/* PTEH : Page Translation Entry High register */
295#define PTEH_ASID_BITS (8)
296#define PTEH_ASID_SIZE (1 << PTEH_ASID_BITS)
297#define PTEH_ASID_MASK (PTEH_ASID_SIZE - 1)
298#define cpu_pteh_asid(pteh) ((pteh) & PTEH_ASID_MASK)
299#define PTEH_VPN_BITS (22)
300#define PTEH_VPN_OFFSET (10)
301#define PTEH_VPN_SIZE (1 << PTEH_VPN_BITS)
302#define PTEH_VPN_MASK (((PTEH_VPN_SIZE) - 1) << PTEH_VPN_OFFSET)
303static inline int cpu_pteh_vpn (uint32_t pteh)
304{
305 return ((pteh & PTEH_VPN_MASK) >> PTEH_VPN_OFFSET);
306}
307
308/* PTEL : Page Translation Entry Low register */
309#define PTEL_V (1 << 8)
310#define cpu_ptel_v(ptel) (((ptel) & PTEL_V) >> 8)
311#define PTEL_C (1 << 3)
312#define cpu_ptel_c(ptel) (((ptel) & PTEL_C) >> 3)
313#define PTEL_D (1 << 2)
314#define cpu_ptel_d(ptel) (((ptel) & PTEL_D) >> 2)
315#define PTEL_SH (1 << 1)
316#define cpu_ptel_sh(ptel)(((ptel) & PTEL_SH) >> 1)
317#define PTEL_WT (1 << 0)
318#define cpu_ptel_wt(ptel) ((ptel) & PTEL_WT)
319
320#define PTEL_SZ_HIGH_OFFSET (7)
321#define PTEL_SZ_HIGH (1 << PTEL_SZ_HIGH_OFFSET)
322#define PTEL_SZ_LOW_OFFSET (4)
323#define PTEL_SZ_LOW (1 << PTEL_SZ_LOW_OFFSET)
324static inline int cpu_ptel_sz (uint32_t ptel)
325{
326 int sz;
327 sz = (ptel & PTEL_SZ_HIGH) >> PTEL_SZ_HIGH_OFFSET;
328 sz <<= 1;
329 sz |= (ptel & PTEL_SZ_LOW) >> PTEL_SZ_LOW_OFFSET;
330 return sz;
331}
332
333#define PTEL_PPN_BITS (19)
334#define PTEL_PPN_OFFSET (10)
335#define PTEL_PPN_SIZE (1 << PTEL_PPN_BITS)
336#define PTEL_PPN_MASK (((PTEL_PPN_SIZE) - 1) << PTEL_PPN_OFFSET)
337static inline int cpu_ptel_ppn (uint32_t ptel)
338{
339 return ((ptel & PTEL_PPN_MASK) >> PTEL_PPN_OFFSET);
340}
341
342#define PTEL_PR_BITS (2)
343#define PTEL_PR_OFFSET (5)
344#define PTEL_PR_SIZE (1 << PTEL_PR_BITS)
345#define PTEL_PR_MASK (((PTEL_PR_SIZE) - 1) << PTEL_PR_OFFSET)
346static inline int cpu_ptel_pr (uint32_t ptel)
347{
348 return ((ptel & PTEL_PR_MASK) >> PTEL_PR_OFFSET);
349}
350
351/* PTEA : Page Translation Entry Assistance register */
352#define PTEA_SA_BITS (3)
353#define PTEA_SA_SIZE (1 << PTEA_SA_BITS)
354#define PTEA_SA_MASK (PTEA_SA_SIZE - 1)
355#define cpu_ptea_sa(ptea) ((ptea) & PTEA_SA_MASK)
356#define PTEA_TC (1 << 3)
357#define cpu_ptea_tc(ptea) (((ptea) & PTEA_TC) >> 3)
bellardfdf9b3e2006-04-27 21:07:38 +0000358
edgar_igl852d4812009-04-01 23:10:46 +0000359#define TB_FLAG_PENDING_MOVCA (1 << 4)
360
Andreas Färber73e57162012-03-14 01:38:22 +0100361static inline void cpu_get_tb_cpu_state(CPUSH4State *env, target_ulong *pc,
aliguori6b917542008-11-18 19:46:41 +0000362 target_ulong *cs_base, int *flags)
363{
364 *pc = env->pc;
365 *cs_base = 0;
366 *flags = (env->flags & (DELAY_SLOT | DELAY_SLOT_CONDITIONAL
367 | DELAY_SLOT_TRUE | DELAY_SLOT_CLEARME)) /* Bits 0- 3 */
368 | (env->fpscr & (FPSCR_FR | FPSCR_SZ | FPSCR_PR)) /* Bits 19-21 */
aurel32d8299bc2008-12-07 22:46:31 +0000369 | (env->sr & (SR_MD | SR_RB)) /* Bits 29-30 */
edgar_igl852d4812009-04-01 23:10:46 +0000370 | (env->sr & SR_FD) /* Bit 15 */
371 | (env->movcal_backup ? TB_FLAG_PENDING_MOVCA : 0); /* Bit 4 */
aliguori6b917542008-11-18 19:46:41 +0000372}
373
Andreas Färber73e57162012-03-14 01:38:22 +0100374static inline bool cpu_has_work(CPUSH4State *env)
Blue Swirlf081c762011-05-21 07:10:23 +0000375{
376 return env->interrupt_request & CPU_INTERRUPT_HARD;
377}
378
379#include "exec-all.h"
380
Andreas Färber73e57162012-03-14 01:38:22 +0100381static inline void cpu_pc_from_tb(CPUSH4State *env, TranslationBlock *tb)
Blue Swirlf081c762011-05-21 07:10:23 +0000382{
383 env->pc = tb->pc;
384 env->flags = tb->flags;
385}
386
bellardfdf9b3e2006-04-27 21:07:38 +0000387#endif /* _CPU_SH4_H */