blob: 1ac2a6f59a0aa82fff4cc2e0e92af17b9cee257f [file] [log] [blame]
Oskar Anderod1157ca2012-04-20 15:38:52 +00001/*
2 * ARM Versatile I2C controller
3 *
4 * Copyright (c) 2006-2007 CodeSourcery.
5 * Copyright (c) 2012 Oskar Andero <oskar.andero@gmail.com>
6 *
7 * This file is derived from hw/realview.c by Paul Brook
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version 2
12 * of the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, see <http://www.gnu.org/licenses/>.
21 *
22 */
23
Peter Maydell8ef94f02016-01-26 18:17:05 +000024#include "qemu/osdep.h"
Paolo Bonzini83c9f4c2013-02-04 15:40:22 +010025#include "hw/sysbus.h"
BALATON Zoltand718b742019-06-20 12:55:23 +020026#include "hw/i2c/bitbang_i2c.h"
Paolo Bonzini03dd0242015-12-15 13:16:16 +010027#include "qemu/log.h"
Markus Armbruster0b8fa322019-05-23 16:35:07 +020028#include "qemu/module.h"
Oskar Anderod1157ca2012-04-20 15:38:52 +000029
Andreas Färber93e7f5f2013-07-26 18:28:26 +020030#define TYPE_VERSATILE_I2C "versatile_i2c"
31#define VERSATILE_I2C(obj) \
32 OBJECT_CHECK(VersatileI2CState, (obj), TYPE_VERSATILE_I2C)
33
34typedef struct VersatileI2CState {
35 SysBusDevice parent_obj;
36
Oskar Anderod1157ca2012-04-20 15:38:52 +000037 MemoryRegion iomem;
Peter Maydell41742922019-07-02 17:38:44 +010038 bitbang_i2c_interface bitbang;
Oskar Anderod1157ca2012-04-20 15:38:52 +000039 int out;
40 int in;
41} VersatileI2CState;
42
Avi Kivitya8170e52012-10-23 12:30:10 +020043static uint64_t versatile_i2c_read(void *opaque, hwaddr offset,
Oskar Anderod1157ca2012-04-20 15:38:52 +000044 unsigned size)
45{
46 VersatileI2CState *s = (VersatileI2CState *)opaque;
47
48 if (offset == 0) {
49 return (s->out & 1) | (s->in << 1);
50 } else {
Peter Maydell5170d662012-10-30 07:45:11 +000051 qemu_log_mask(LOG_GUEST_ERROR,
52 "%s: Bad offset 0x%x\n", __func__, (int)offset);
Oskar Anderod1157ca2012-04-20 15:38:52 +000053 return -1;
54 }
55}
56
Avi Kivitya8170e52012-10-23 12:30:10 +020057static void versatile_i2c_write(void *opaque, hwaddr offset,
Oskar Anderod1157ca2012-04-20 15:38:52 +000058 uint64_t value, unsigned size)
59{
60 VersatileI2CState *s = (VersatileI2CState *)opaque;
61
62 switch (offset) {
63 case 0:
64 s->out |= value & 3;
65 break;
66 case 4:
67 s->out &= ~value;
68 break;
69 default:
Peter Maydell5170d662012-10-30 07:45:11 +000070 qemu_log_mask(LOG_GUEST_ERROR,
71 "%s: Bad offset 0x%x\n", __func__, (int)offset);
Oskar Anderod1157ca2012-04-20 15:38:52 +000072 }
Peter Maydell41742922019-07-02 17:38:44 +010073 bitbang_i2c_set(&s->bitbang, BITBANG_I2C_SCL, (s->out & 1) != 0);
74 s->in = bitbang_i2c_set(&s->bitbang, BITBANG_I2C_SDA, (s->out & 2) != 0);
Oskar Anderod1157ca2012-04-20 15:38:52 +000075}
76
77static const MemoryRegionOps versatile_i2c_ops = {
78 .read = versatile_i2c_read,
79 .write = versatile_i2c_write,
80 .endianness = DEVICE_NATIVE_ENDIAN,
81};
82
xiaoqiang zhao8ce26fc2016-06-14 15:59:13 +010083static void versatile_i2c_init(Object *obj)
Oskar Anderod1157ca2012-04-20 15:38:52 +000084{
xiaoqiang zhao8ce26fc2016-06-14 15:59:13 +010085 DeviceState *dev = DEVICE(obj);
86 VersatileI2CState *s = VERSATILE_I2C(obj);
87 SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
Andreas Färbera5c82852013-08-03 00:18:51 +020088 I2CBus *bus;
Oskar Anderod1157ca2012-04-20 15:38:52 +000089
Andreas Färber93e7f5f2013-07-26 18:28:26 +020090 bus = i2c_init_bus(dev, "i2c");
Peter Maydell41742922019-07-02 17:38:44 +010091 bitbang_i2c_init(&s->bitbang, bus);
xiaoqiang zhao8ce26fc2016-06-14 15:59:13 +010092 memory_region_init_io(&s->iomem, obj, &versatile_i2c_ops, s,
Oskar Anderod1157ca2012-04-20 15:38:52 +000093 "versatile_i2c", 0x1000);
Andreas Färber93e7f5f2013-07-26 18:28:26 +020094 sysbus_init_mmio(sbd, &s->iomem);
Oskar Anderod1157ca2012-04-20 15:38:52 +000095}
96
97static const TypeInfo versatile_i2c_info = {
Andreas Färber93e7f5f2013-07-26 18:28:26 +020098 .name = TYPE_VERSATILE_I2C,
Oskar Anderod1157ca2012-04-20 15:38:52 +000099 .parent = TYPE_SYS_BUS_DEVICE,
100 .instance_size = sizeof(VersatileI2CState),
xiaoqiang zhao8ce26fc2016-06-14 15:59:13 +0100101 .instance_init = versatile_i2c_init,
Oskar Anderod1157ca2012-04-20 15:38:52 +0000102};
103
104static void versatile_i2c_register_types(void)
105{
106 type_register_static(&versatile_i2c_info);
107}
108
109type_init(versatile_i2c_register_types)