blob: 6b8bc3faf02b190f7fd732f24214146485a9ee3b [file] [log] [blame]
Juan Quintela823e6752009-08-28 15:28:13 +02001/*
2 * QEMU PIIX4 PCI Bridge Emulation
3 *
4 * Copyright (c) 2006 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
Peter Maydellb6a0aa02016-01-26 18:17:03 +000025#include "qemu/osdep.h"
Paolo Bonzini83c9f4c2013-02-04 15:40:22 +010026#include "hw/hw.h"
Paolo Bonzini0d09e412013-02-05 17:06:20 +010027#include "hw/i386/pc.h"
Paolo Bonzini83c9f4c2013-02-04 15:40:22 +010028#include "hw/pci/pci.h"
Paolo Bonzini0d09e412013-02-05 17:06:20 +010029#include "hw/isa/isa.h"
Paolo Bonzini83c9f4c2013-02-04 15:40:22 +010030#include "hw/sysbus.h"
Juan Quintela823e6752009-08-28 15:28:13 +020031
32PCIDevice *piix4_dev;
33
Juan Quintela1fc7cee2010-12-02 16:26:56 +010034typedef struct PIIX4State {
35 PCIDevice dev;
36} PIIX4State;
37
Gongleiacff3e42015-05-13 08:43:24 +080038#define TYPE_PIIX4_PCI_DEVICE "PIIX4"
39#define PIIX4_PCI_DEVICE(obj) \
40 OBJECT_CHECK(PIIX4State, (obj), TYPE_PIIX4_PCI_DEVICE)
41
Juan Quintela823e6752009-08-28 15:28:13 +020042static void piix4_reset(void *opaque)
43{
Juan Quintela1fc7cee2010-12-02 16:26:56 +010044 PIIX4State *d = opaque;
45 uint8_t *pci_conf = d->dev.config;
Juan Quintela823e6752009-08-28 15:28:13 +020046
47 pci_conf[0x04] = 0x07; // master, memory and I/O
48 pci_conf[0x05] = 0x00;
49 pci_conf[0x06] = 0x00;
50 pci_conf[0x07] = 0x02; // PCI_status_devsel_medium
51 pci_conf[0x4c] = 0x4d;
52 pci_conf[0x4e] = 0x03;
53 pci_conf[0x4f] = 0x00;
54 pci_conf[0x60] = 0x0a; // PCI A -> IRQ 10
55 pci_conf[0x61] = 0x0a; // PCI B -> IRQ 10
56 pci_conf[0x62] = 0x0b; // PCI C -> IRQ 11
57 pci_conf[0x63] = 0x0b; // PCI D -> IRQ 11
58 pci_conf[0x69] = 0x02;
59 pci_conf[0x70] = 0x80;
60 pci_conf[0x76] = 0x0c;
61 pci_conf[0x77] = 0x0c;
62 pci_conf[0x78] = 0x02;
63 pci_conf[0x79] = 0x00;
64 pci_conf[0x80] = 0x00;
65 pci_conf[0x82] = 0x00;
66 pci_conf[0xa0] = 0x08;
67 pci_conf[0xa2] = 0x00;
68 pci_conf[0xa3] = 0x00;
69 pci_conf[0xa4] = 0x00;
70 pci_conf[0xa5] = 0x00;
71 pci_conf[0xa6] = 0x00;
72 pci_conf[0xa7] = 0x00;
73 pci_conf[0xa8] = 0x0f;
74 pci_conf[0xaa] = 0x00;
75 pci_conf[0xab] = 0x00;
76 pci_conf[0xac] = 0x00;
77 pci_conf[0xae] = 0x00;
78}
79
Juan Quintela9039d782010-12-02 16:59:33 +010080static const VMStateDescription vmstate_piix4 = {
81 .name = "PIIX4",
82 .version_id = 2,
83 .minimum_version_id = 2,
Juan Quintelad49805a2014-04-16 15:32:32 +020084 .fields = (VMStateField[]) {
Juan Quintela9039d782010-12-02 16:59:33 +010085 VMSTATE_PCI_DEVICE(dev, PIIX4State),
86 VMSTATE_END_OF_LIST()
87 }
88};
Juan Quintela823e6752009-08-28 15:28:13 +020089
Markus Armbruster9af21db2015-01-19 15:52:30 +010090static void piix4_realize(PCIDevice *dev, Error **errp)
Juan Quintela823e6752009-08-28 15:28:13 +020091{
Gongleiacff3e42015-05-13 08:43:24 +080092 PIIX4State *d = PIIX4_PCI_DEVICE(dev);
Juan Quintela823e6752009-08-28 15:28:13 +020093
Markus Armbrusterd10e5432015-12-17 17:35:18 +010094 if (!isa_bus_new(DEVICE(d), pci_address_space(dev),
95 pci_address_space_io(dev), errp)) {
96 return;
97 }
Juan Quintela1fc7cee2010-12-02 16:26:56 +010098 piix4_dev = &d->dev;
Juan Quintela823e6752009-08-28 15:28:13 +020099 qemu_register_reset(piix4_reset, d);
Juan Quintela823e6752009-08-28 15:28:13 +0200100}
101
Hervé Poussineau142e9782011-12-15 22:09:58 +0100102int piix4_init(PCIBus *bus, ISABus **isa_bus, int devfn)
Juan Quintela823e6752009-08-28 15:28:13 +0200103{
104 PCIDevice *d;
105
Isaku Yamahatafecb93c2010-06-23 16:15:31 +0900106 d = pci_create_simple_multifunction(bus, devfn, true, "PIIX4");
Andreas Färber2ae0e482013-06-07 14:11:07 +0200107 *isa_bus = ISA_BUS(qdev_get_child_bus(DEVICE(d), "isa.0"));
Juan Quintela823e6752009-08-28 15:28:13 +0200108 return d->devfn;
109}
110
Anthony Liguori40021f02011-12-04 12:22:06 -0600111static void piix4_class_init(ObjectClass *klass, void *data)
112{
Anthony Liguori39bffca2011-12-07 21:34:16 -0600113 DeviceClass *dc = DEVICE_CLASS(klass);
Anthony Liguori40021f02011-12-04 12:22:06 -0600114 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
115
Markus Armbruster9af21db2015-01-19 15:52:30 +0100116 k->realize = piix4_realize;
Anthony Liguori40021f02011-12-04 12:22:06 -0600117 k->vendor_id = PCI_VENDOR_ID_INTEL;
118 k->device_id = PCI_DEVICE_ID_INTEL_82371AB_0;
119 k->class_id = PCI_CLASS_BRIDGE_ISA;
Anthony Liguori39bffca2011-12-07 21:34:16 -0600120 dc->desc = "ISA bridge";
Anthony Liguori39bffca2011-12-07 21:34:16 -0600121 dc->vmsd = &vmstate_piix4;
Markus Armbruster81aab2f2013-11-28 17:27:00 +0100122 /*
123 * Reason: part of PIIX4 southbridge, needs to be wired up,
124 * e.g. by mips_malta_init()
125 */
Eduardo Habkoste90f2a82017-05-03 17:35:44 -0300126 dc->user_creatable = false;
Igor Mammedov2897ae02014-02-05 16:36:48 +0100127 dc->hotpluggable = false;
Anthony Liguori40021f02011-12-04 12:22:06 -0600128}
129
Andreas Färber8c43a6f2013-01-10 16:19:07 +0100130static const TypeInfo piix4_info = {
Gongleiacff3e42015-05-13 08:43:24 +0800131 .name = TYPE_PIIX4_PCI_DEVICE,
Anthony Liguori39bffca2011-12-07 21:34:16 -0600132 .parent = TYPE_PCI_DEVICE,
133 .instance_size = sizeof(PIIX4State),
134 .class_init = piix4_class_init,
Eduardo Habkostfd3b02c2017-09-27 16:56:34 -0300135 .interfaces = (InterfaceInfo[]) {
136 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
137 { },
138 },
Juan Quintela823e6752009-08-28 15:28:13 +0200139};
140
Andreas Färber83f7d432012-02-09 15:20:55 +0100141static void piix4_register_types(void)
Juan Quintela823e6752009-08-28 15:28:13 +0200142{
Anthony Liguori39bffca2011-12-07 21:34:16 -0600143 type_register_static(&piix4_info);
Juan Quintela823e6752009-08-28 15:28:13 +0200144}
Andreas Färber83f7d432012-02-09 15:20:55 +0100145
146type_init(piix4_register_types)