blob: 7cf52a50412a765eabb807f2f1a18ca43b7ef485 [file] [log] [blame]
balroge33d8cd2008-06-02 01:20:15 +00001/*
2 * Copyright (c) 2006-2008 Openedhand Ltd.
3 * Written by Andrzej Zaborowski <balrog@zabor.org>
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 or
8 * (at your option) version 3 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
aurel32fad6cb12009-01-04 22:05:52 +000015 * You should have received a copy of the GNU General Public License along
Blue Swirl8167ee82009-07-16 20:47:01 +000016 * with this program; if not, see <http://www.gnu.org/licenses/>.
balroge33d8cd2008-06-02 01:20:15 +000017 */
Markus Armbruster0b8fa322019-05-23 16:35:07 +020018
Peter Maydell17b7f2d2016-01-26 18:17:28 +000019#include "qemu/osdep.h"
Markus Armbruster64552b62019-08-12 07:23:42 +020020#include "hw/irq.h"
Paolo Bonzini0d09e412013-02-05 17:06:20 +010021#include "hw/arm/sharpsl.h"
Paolo Bonzini83c9f4c2013-02-04 15:40:22 +010022#include "hw/sysbus.h"
Markus Armbrusterd6454272019-08-12 07:23:45 +020023#include "migration/vmstate.h"
Markus Armbruster0b8fa322019-05-23 16:35:07 +020024#include "qemu/module.h"
Peter Maydella0a8cf72020-07-03 16:59:45 +010025#include "qemu/log.h"
Eduardo Habkostdb1015e2020-09-03 16:43:22 -040026#include "qom/object.h"
balroge33d8cd2008-06-02 01:20:15 +000027
28/* SCOOP devices */
29
Andreas Färbera009de42013-07-26 17:41:16 +020030#define TYPE_SCOOP "scoop"
Eduardo Habkost80633962020-09-16 14:25:19 -040031OBJECT_DECLARE_SIMPLE_TYPE(ScoopInfo, SCOOP)
Andreas Färbera009de42013-07-26 17:41:16 +020032
Paul Brookbc24a222009-05-10 01:44:56 +010033struct ScoopInfo {
Andreas Färbera009de42013-07-26 17:41:16 +020034 SysBusDevice parent_obj;
35
balroge33d8cd2008-06-02 01:20:15 +000036 qemu_irq handler[16];
Avi Kivitye71ceaf2011-10-06 17:37:49 +020037 MemoryRegion iomem;
balroge33d8cd2008-06-02 01:20:15 +000038 uint16_t status;
39 uint16_t power;
40 uint32_t gpio_level;
41 uint32_t gpio_dir;
42 uint32_t prev_level;
43
44 uint16_t mcr;
45 uint16_t cdr;
46 uint16_t ccr;
47 uint16_t irr;
48 uint16_t imr;
49 uint16_t isr;
balroge33d8cd2008-06-02 01:20:15 +000050};
51
52#define SCOOP_MCR 0x00
53#define SCOOP_CDR 0x04
54#define SCOOP_CSR 0x08
55#define SCOOP_CPR 0x0c
56#define SCOOP_CCR 0x10
57#define SCOOP_IRR_IRM 0x14
58#define SCOOP_IMR 0x18
59#define SCOOP_ISR 0x1c
60#define SCOOP_GPCR 0x20
61#define SCOOP_GPWR 0x24
62#define SCOOP_GPRR 0x28
63
Paul Brookbc24a222009-05-10 01:44:56 +010064static inline void scoop_gpio_handler_update(ScoopInfo *s) {
balroge33d8cd2008-06-02 01:20:15 +000065 uint32_t level, diff;
66 int bit;
67 level = s->gpio_level & s->gpio_dir;
68
69 for (diff = s->prev_level ^ level; diff; diff ^= 1 << bit) {
Stefan Hajnoczi786a4ea2015-03-23 15:29:26 +000070 bit = ctz32(diff);
balroge33d8cd2008-06-02 01:20:15 +000071 qemu_set_irq(s->handler[bit], (level >> bit) & 1);
72 }
73
74 s->prev_level = level;
75}
76
Avi Kivitya8170e52012-10-23 12:30:10 +020077static uint64_t scoop_read(void *opaque, hwaddr addr,
Avi Kivitye71ceaf2011-10-06 17:37:49 +020078 unsigned size)
balroge33d8cd2008-06-02 01:20:15 +000079{
Paul Brookbc24a222009-05-10 01:44:56 +010080 ScoopInfo *s = (ScoopInfo *) opaque;
balroge33d8cd2008-06-02 01:20:15 +000081
Dmitry Eremin-Solenikovaa9438d2011-01-13 18:37:11 +030082 switch (addr & 0x3f) {
balroge33d8cd2008-06-02 01:20:15 +000083 case SCOOP_MCR:
84 return s->mcr;
85 case SCOOP_CDR:
86 return s->cdr;
87 case SCOOP_CSR:
88 return s->status;
89 case SCOOP_CPR:
90 return s->power;
91 case SCOOP_CCR:
92 return s->ccr;
93 case SCOOP_IRR_IRM:
94 return s->irr;
95 case SCOOP_IMR:
96 return s->imr;
97 case SCOOP_ISR:
98 return s->isr;
99 case SCOOP_GPCR:
100 return s->gpio_dir;
101 case SCOOP_GPWR:
balroge33d8cd2008-06-02 01:20:15 +0000102 case SCOOP_GPRR:
balrog1f163b12008-11-04 08:49:17 +0000103 return s->gpio_level;
balroge33d8cd2008-06-02 01:20:15 +0000104 default:
Peter Maydella0a8cf72020-07-03 16:59:45 +0100105 qemu_log_mask(LOG_GUEST_ERROR,
106 "scoop_read: bad register offset 0x%02" HWADDR_PRIx "\n",
107 addr);
balroge33d8cd2008-06-02 01:20:15 +0000108 }
109
110 return 0;
111}
112
Avi Kivitya8170e52012-10-23 12:30:10 +0200113static void scoop_write(void *opaque, hwaddr addr,
Avi Kivitye71ceaf2011-10-06 17:37:49 +0200114 uint64_t value, unsigned size)
balroge33d8cd2008-06-02 01:20:15 +0000115{
Paul Brookbc24a222009-05-10 01:44:56 +0100116 ScoopInfo *s = (ScoopInfo *) opaque;
balroge33d8cd2008-06-02 01:20:15 +0000117 value &= 0xffff;
118
Dmitry Eremin-Solenikovaa9438d2011-01-13 18:37:11 +0300119 switch (addr & 0x3f) {
balroge33d8cd2008-06-02 01:20:15 +0000120 case SCOOP_MCR:
121 s->mcr = value;
122 break;
123 case SCOOP_CDR:
124 s->cdr = value;
125 break;
126 case SCOOP_CPR:
127 s->power = value;
128 if (value & 0x80)
129 s->power |= 0x8040;
130 break;
131 case SCOOP_CCR:
132 s->ccr = value;
133 break;
134 case SCOOP_IRR_IRM:
135 s->irr = value;
136 break;
137 case SCOOP_IMR:
138 s->imr = value;
139 break;
140 case SCOOP_ISR:
141 s->isr = value;
142 break;
143 case SCOOP_GPCR:
144 s->gpio_dir = value;
145 scoop_gpio_handler_update(s);
146 break;
147 case SCOOP_GPWR:
balrog1f163b12008-11-04 08:49:17 +0000148 case SCOOP_GPRR: /* GPRR is probably R/O in real HW */
balroge33d8cd2008-06-02 01:20:15 +0000149 s->gpio_level = value & s->gpio_dir;
150 scoop_gpio_handler_update(s);
151 break;
balroge33d8cd2008-06-02 01:20:15 +0000152 default:
Peter Maydella0a8cf72020-07-03 16:59:45 +0100153 qemu_log_mask(LOG_GUEST_ERROR,
154 "scoop_write: bad register offset 0x%02" HWADDR_PRIx "\n",
155 addr);
balroge33d8cd2008-06-02 01:20:15 +0000156 }
157}
158
Avi Kivitye71ceaf2011-10-06 17:37:49 +0200159static const MemoryRegionOps scoop_ops = {
160 .read = scoop_read,
161 .write = scoop_write,
162 .endianness = DEVICE_NATIVE_ENDIAN,
balroge33d8cd2008-06-02 01:20:15 +0000163};
164
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300165static void scoop_gpio_set(void *opaque, int line, int level)
balroge33d8cd2008-06-02 01:20:15 +0000166{
Torsten Duwe8d30b792009-08-23 18:08:14 +0200167 ScoopInfo *s = (ScoopInfo *) opaque;
balroge33d8cd2008-06-02 01:20:15 +0000168
169 if (level)
170 s->gpio_level |= (1 << line);
171 else
172 s->gpio_level &= ~(1 << line);
173}
174
xiaoqiang zhao53677662016-06-14 15:59:13 +0100175static void scoop_init(Object *obj)
balroge33d8cd2008-06-02 01:20:15 +0000176{
xiaoqiang zhao53677662016-06-14 15:59:13 +0100177 DeviceState *dev = DEVICE(obj);
178 ScoopInfo *s = SCOOP(obj);
179 SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
balroge33d8cd2008-06-02 01:20:15 +0000180
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300181 s->status = 0x02;
Andreas Färbera009de42013-07-26 17:41:16 +0200182 qdev_init_gpio_out(dev, s->handler, 16);
183 qdev_init_gpio_in(dev, scoop_gpio_set, 16);
xiaoqiang zhao53677662016-06-14 15:59:13 +0100184 memory_region_init_io(&s->iomem, obj, &scoop_ops, s, "scoop", 0x1000);
balroge33d8cd2008-06-02 01:20:15 +0000185
Andreas Färbera009de42013-07-26 17:41:16 +0200186 sysbus_init_mmio(sbd, &s->iomem);
balroge33d8cd2008-06-02 01:20:15 +0000187}
188
Dmitry Eremin-Solenikov7fe63a12011-02-11 23:57:33 +0300189static int scoop_post_load(void *opaque, int version_id)
190{
191 ScoopInfo *s = (ScoopInfo *) opaque;
192 int i;
193 uint32_t level;
194
195 level = s->gpio_level & s->gpio_dir;
196
197 for (i = 0; i < 16; i++) {
198 qemu_set_irq(s->handler[i], (level >> i) & 1);
199 }
200
201 s->prev_level = level;
202
203 return 0;
204}
205
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300206static bool is_version_0 (void *opaque, int version_id)
207{
208 return version_id == 0;
balroge33d8cd2008-06-02 01:20:15 +0000209}
210
Michael S. Tsirkin52f91c32014-04-03 19:52:13 +0300211static bool vmstate_scoop_validate(void *opaque, int version_id)
212{
213 ScoopInfo *s = opaque;
214
215 return !(s->prev_level & 0xffff0000) &&
216 !(s->gpio_level & 0xffff0000) &&
217 !(s->gpio_dir & 0xffff0000);
218}
219
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300220static const VMStateDescription vmstate_scoop_regs = {
221 .name = "scoop",
222 .version_id = 1,
223 .minimum_version_id = 0,
Dmitry Eremin-Solenikov7fe63a12011-02-11 23:57:33 +0300224 .post_load = scoop_post_load,
Juan Quintela8f1e8842014-05-13 16:09:35 +0100225 .fields = (VMStateField[]) {
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300226 VMSTATE_UINT16(status, ScoopInfo),
227 VMSTATE_UINT16(power, ScoopInfo),
228 VMSTATE_UINT32(gpio_level, ScoopInfo),
229 VMSTATE_UINT32(gpio_dir, ScoopInfo),
230 VMSTATE_UINT32(prev_level, ScoopInfo),
Michael S. Tsirkin52f91c32014-04-03 19:52:13 +0300231 VMSTATE_VALIDATE("irq levels are 16 bit", vmstate_scoop_validate),
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300232 VMSTATE_UINT16(mcr, ScoopInfo),
233 VMSTATE_UINT16(cdr, ScoopInfo),
234 VMSTATE_UINT16(ccr, ScoopInfo),
235 VMSTATE_UINT16(irr, ScoopInfo),
236 VMSTATE_UINT16(imr, ScoopInfo),
237 VMSTATE_UINT16(isr, ScoopInfo),
238 VMSTATE_UNUSED_TEST(is_version_0, 2),
239 VMSTATE_END_OF_LIST(),
240 },
241};
242
Anthony Liguori999e12b2012-01-24 13:12:29 -0600243static void scoop_sysbus_class_init(ObjectClass *klass, void *data)
244{
Anthony Liguori39bffca2011-12-07 21:34:16 -0600245 DeviceClass *dc = DEVICE_CLASS(klass);
Anthony Liguori999e12b2012-01-24 13:12:29 -0600246
Anthony Liguori39bffca2011-12-07 21:34:16 -0600247 dc->desc = "Scoop2 Sharp custom ASIC";
248 dc->vmsd = &vmstate_scoop_regs;
Anthony Liguori999e12b2012-01-24 13:12:29 -0600249}
250
Andreas Färber8c43a6f2013-01-10 16:19:07 +0100251static const TypeInfo scoop_sysbus_info = {
Andreas Färbera009de42013-07-26 17:41:16 +0200252 .name = TYPE_SCOOP,
Anthony Liguori39bffca2011-12-07 21:34:16 -0600253 .parent = TYPE_SYS_BUS_DEVICE,
254 .instance_size = sizeof(ScoopInfo),
xiaoqiang zhao53677662016-06-14 15:59:13 +0100255 .instance_init = scoop_init,
Anthony Liguori39bffca2011-12-07 21:34:16 -0600256 .class_init = scoop_sysbus_class_init,
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300257};
258
Andreas Färber83f7d432012-02-09 15:20:55 +0100259static void scoop_register_types(void)
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300260{
Anthony Liguori39bffca2011-12-07 21:34:16 -0600261 type_register_static(&scoop_sysbus_info);
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300262}
Andreas Färber83f7d432012-02-09 15:20:55 +0100263
264type_init(scoop_register_types)
Dmitry Eremin-Solenikov383d01c2011-01-20 18:52:27 +0300265
balroge33d8cd2008-06-02 01:20:15 +0000266/* Write the bootloader parameters memory area. */
267
268#define MAGIC_CHG(a, b, c, d) ((d << 24) | (c << 16) | (b << 8) | a)
269
Stefan Weil541dc0d2011-08-31 12:38:01 +0200270static struct QEMU_PACKED sl_param_info {
balroge33d8cd2008-06-02 01:20:15 +0000271 uint32_t comadj_keyword;
272 int32_t comadj;
273
274 uint32_t uuid_keyword;
275 char uuid[16];
276
277 uint32_t touch_keyword;
278 int32_t touch_xp;
279 int32_t touch_yp;
280 int32_t touch_xd;
281 int32_t touch_yd;
282
283 uint32_t adadj_keyword;
284 int32_t adadj;
285
286 uint32_t phad_keyword;
287 int32_t phadadj;
288} zaurus_bootparam = {
289 .comadj_keyword = MAGIC_CHG('C', 'M', 'A', 'D'),
290 .comadj = 125,
291 .uuid_keyword = MAGIC_CHG('U', 'U', 'I', 'D'),
292 .uuid = { -1 },
293 .touch_keyword = MAGIC_CHG('T', 'U', 'C', 'H'),
294 .touch_xp = -1,
295 .adadj_keyword = MAGIC_CHG('B', 'V', 'A', 'D'),
296 .adadj = -1,
297 .phad_keyword = MAGIC_CHG('P', 'H', 'A', 'D'),
298 .phadadj = 0x01,
299};
300
Avi Kivitya8170e52012-10-23 12:30:10 +0200301void sl_bootparam_write(hwaddr ptr)
balroge33d8cd2008-06-02 01:20:15 +0000302{
Stefan Weile1fe50d2013-04-12 20:53:58 +0200303 cpu_physical_memory_write(ptr, &zaurus_bootparam,
pbrookf78630a2009-04-09 17:48:30 +0000304 sizeof(struct sl_param_info));
balroge33d8cd2008-06-02 01:20:15 +0000305}