blob: 44a019a2e768bae17cb2bb1426d18b2923493776 [file] [log] [blame]
bellardb9adb4a2003-04-29 20:41:16 +00001/* General "disassemble this chunk" code. Used for debugging. */
bellard5bbe9292003-06-09 19:38:38 +00002#include "config.h"
Paolo Bonzini76cad712012-10-24 11:12:21 +02003#include "disas/bfd.h"
bellardb9adb4a2003-04-29 20:41:16 +00004#include "elf.h"
bellardaa0aa4f2003-06-09 15:23:31 +00005#include <errno.h>
bellardb9adb4a2003-04-29 20:41:16 +00006
bellardc6105c02003-10-27 21:13:58 +00007#include "cpu.h"
Paolo Bonzini76cad712012-10-24 11:12:21 +02008#include "disas/disas.h"
bellardc6105c02003-10-27 21:13:58 +00009
Blue Swirlf4359b92012-09-08 12:40:00 +000010typedef struct CPUDebug {
11 struct disassemble_info info;
12 CPUArchState *env;
13} CPUDebug;
14
bellardb9adb4a2003-04-29 20:41:16 +000015/* Filled in by elfload.c. Simplistic, but will do for now. */
bellarde80cfcf2004-12-19 23:18:01 +000016struct syminfo *syminfos = NULL;
bellardb9adb4a2003-04-29 20:41:16 +000017
bellardaa0aa4f2003-06-09 15:23:31 +000018/* Get LENGTH bytes from info's buffer, at target address memaddr.
19 Transfer them to myaddr. */
20int
pbrook3a742b72008-10-22 15:55:18 +000021buffer_read_memory(bfd_vma memaddr, bfd_byte *myaddr, int length,
22 struct disassemble_info *info)
bellardaa0aa4f2003-06-09 15:23:31 +000023{
bellardc6105c02003-10-27 21:13:58 +000024 if (memaddr < info->buffer_vma
25 || memaddr + length > info->buffer_vma + info->buffer_length)
26 /* Out of bounds. Use EIO because GDB uses it. */
27 return EIO;
28 memcpy (myaddr, info->buffer + (memaddr - info->buffer_vma), length);
29 return 0;
bellardaa0aa4f2003-06-09 15:23:31 +000030}
31
bellardc6105c02003-10-27 21:13:58 +000032/* Get LENGTH bytes from info's buffer, at target address memaddr.
33 Transfer them to myaddr. */
34static int
bellardc27004e2005-01-03 23:35:10 +000035target_read_memory (bfd_vma memaddr,
36 bfd_byte *myaddr,
37 int length,
38 struct disassemble_info *info)
bellardc6105c02003-10-27 21:13:58 +000039{
Blue Swirlf4359b92012-09-08 12:40:00 +000040 CPUDebug *s = container_of(info, CPUDebug, info);
41
Andreas Färberf17ec442013-06-29 19:40:58 +020042 cpu_memory_rw_debug(ENV_GET_CPU(s->env), memaddr, myaddr, length, 0);
bellardc6105c02003-10-27 21:13:58 +000043 return 0;
44}
bellardc6105c02003-10-27 21:13:58 +000045
bellardaa0aa4f2003-06-09 15:23:31 +000046/* Print an error message. We can assume that this is in response to
47 an error return from buffer_read_memory. */
48void
pbrook3a742b72008-10-22 15:55:18 +000049perror_memory (int status, bfd_vma memaddr, struct disassemble_info *info)
bellardaa0aa4f2003-06-09 15:23:31 +000050{
51 if (status != EIO)
52 /* Can't happen. */
53 (*info->fprintf_func) (info->stream, "Unknown error %d\n", status);
54 else
55 /* Actually, address between memaddr and memaddr + len was
56 out of bounds. */
57 (*info->fprintf_func) (info->stream,
bellard26a76462006-06-25 18:15:32 +000058 "Address 0x%" PRIx64 " is out of bounds.\n", memaddr);
bellardaa0aa4f2003-06-09 15:23:31 +000059}
60
Jim Meyeringa31f0532012-05-09 05:12:04 +000061/* This could be in a separate file, to save minuscule amounts of space
bellardaa0aa4f2003-06-09 15:23:31 +000062 in statically linked executables. */
63
64/* Just print the address is hex. This is included for completeness even
65 though both GDB and objdump provide their own (to print symbolic
66 addresses). */
67
68void
pbrook3a742b72008-10-22 15:55:18 +000069generic_print_address (bfd_vma addr, struct disassemble_info *info)
bellardaa0aa4f2003-06-09 15:23:31 +000070{
bellard26a76462006-06-25 18:15:32 +000071 (*info->fprintf_func) (info->stream, "0x%" PRIx64, addr);
bellardaa0aa4f2003-06-09 15:23:31 +000072}
73
Peter Maydell636bd282012-06-25 04:55:55 +000074/* Print address in hex, truncated to the width of a target virtual address. */
75static void
76generic_print_target_address(bfd_vma addr, struct disassemble_info *info)
77{
78 uint64_t mask = ~0ULL >> (64 - TARGET_VIRT_ADDR_SPACE_BITS);
79 generic_print_address(addr & mask, info);
80}
81
82/* Print address in hex, truncated to the width of a host virtual address. */
83static void
84generic_print_host_address(bfd_vma addr, struct disassemble_info *info)
85{
86 uint64_t mask = ~0ULL >> (64 - (sizeof(void *) * 8));
87 generic_print_address(addr & mask, info);
88}
89
bellardaa0aa4f2003-06-09 15:23:31 +000090/* Just return the given address. */
91
92int
pbrook3a742b72008-10-22 15:55:18 +000093generic_symbol_at_address (bfd_vma addr, struct disassemble_info *info)
bellardaa0aa4f2003-06-09 15:23:31 +000094{
95 return 1;
96}
97
Aurelien Jarno903ec552010-03-29 02:12:51 +020098bfd_vma bfd_getl64 (const bfd_byte *addr)
99{
100 unsigned long long v;
101
102 v = (unsigned long long) addr[0];
103 v |= (unsigned long long) addr[1] << 8;
104 v |= (unsigned long long) addr[2] << 16;
105 v |= (unsigned long long) addr[3] << 24;
106 v |= (unsigned long long) addr[4] << 32;
107 v |= (unsigned long long) addr[5] << 40;
108 v |= (unsigned long long) addr[6] << 48;
109 v |= (unsigned long long) addr[7] << 56;
110 return (bfd_vma) v;
111}
112
bellardaa0aa4f2003-06-09 15:23:31 +0000113bfd_vma bfd_getl32 (const bfd_byte *addr)
114{
115 unsigned long v;
116
117 v = (unsigned long) addr[0];
118 v |= (unsigned long) addr[1] << 8;
119 v |= (unsigned long) addr[2] << 16;
120 v |= (unsigned long) addr[3] << 24;
121 return (bfd_vma) v;
122}
123
124bfd_vma bfd_getb32 (const bfd_byte *addr)
125{
126 unsigned long v;
127
128 v = (unsigned long) addr[0] << 24;
129 v |= (unsigned long) addr[1] << 16;
130 v |= (unsigned long) addr[2] << 8;
131 v |= (unsigned long) addr[3];
132 return (bfd_vma) v;
133}
134
bellard6af0bf92005-07-02 14:58:51 +0000135bfd_vma bfd_getl16 (const bfd_byte *addr)
136{
137 unsigned long v;
138
139 v = (unsigned long) addr[0];
140 v |= (unsigned long) addr[1] << 8;
141 return (bfd_vma) v;
142}
143
144bfd_vma bfd_getb16 (const bfd_byte *addr)
145{
146 unsigned long v;
147
148 v = (unsigned long) addr[0] << 24;
149 v |= (unsigned long) addr[1] << 16;
150 return (bfd_vma) v;
151}
152
bellardc2d551f2005-04-27 20:15:00 +0000153#ifdef TARGET_ARM
154static int
155print_insn_thumb1(bfd_vma pc, disassemble_info *info)
156{
157 return print_insn_arm(pc | 1, info);
158}
159#endif
160
Richard Hendersonc46ffd52013-08-16 23:29:45 -0700161static int print_insn_objdump(bfd_vma pc, disassemble_info *info,
162 const char *prefix)
163{
164 int i, n = info->buffer_length;
165 uint8_t *buf = g_malloc(n);
166
167 info->read_memory_func(pc, buf, n, info);
168
169 for (i = 0; i < n; ++i) {
170 if (i % 32 == 0) {
171 info->fprintf_func(info->stream, "\n%s: ", prefix);
172 }
173 info->fprintf_func(info->stream, "%02x", buf[i]);
174 }
175
176 g_free(buf);
177 return n;
178}
179
180static int print_insn_od_host(bfd_vma pc, disassemble_info *info)
181{
182 return print_insn_objdump(pc, info, "OBJD-H");
183}
184
185static int print_insn_od_target(bfd_vma pc, disassemble_info *info)
186{
187 return print_insn_objdump(pc, info, "OBJD-T");
188}
189
thse91c8a72007-06-03 13:35:16 +0000190/* Disassemble this for me please... (debugging). 'flags' has the following
bellardc2d551f2005-04-27 20:15:00 +0000191 values:
Frediano Ziglioe99722f2011-08-25 09:14:38 +0200192 i386 - 1 means 16 bit code, 2 means 64 bit code
Claudio Fontana999b53e2014-02-05 17:27:28 +0000193 arm - bit 0 = thumb, bit 1 = reverse endian, bit 2 = A64
Tom Mustae13951f2014-04-09 14:53:23 -0500194 ppc - bits 0:15 specify (optionally) the machine instruction set;
195 bit 16 indicates little endian.
bellardc2d551f2005-04-27 20:15:00 +0000196 other targets - unused
197 */
Blue Swirlf4359b92012-09-08 12:40:00 +0000198void target_disas(FILE *out, CPUArchState *env, target_ulong code,
199 target_ulong size, int flags)
bellardb9adb4a2003-04-29 20:41:16 +0000200{
bellardc27004e2005-01-03 23:35:10 +0000201 target_ulong pc;
bellardb9adb4a2003-04-29 20:41:16 +0000202 int count;
Blue Swirlf4359b92012-09-08 12:40:00 +0000203 CPUDebug s;
Richard Hendersonc46ffd52013-08-16 23:29:45 -0700204 int (*print_insn)(bfd_vma pc, disassemble_info *info) = NULL;
bellardb9adb4a2003-04-29 20:41:16 +0000205
Blue Swirlf4359b92012-09-08 12:40:00 +0000206 INIT_DISASSEMBLE_INFO(s.info, out, fprintf);
bellardb9adb4a2003-04-29 20:41:16 +0000207
Blue Swirlf4359b92012-09-08 12:40:00 +0000208 s.env = env;
209 s.info.read_memory_func = target_read_memory;
210 s.info.buffer_vma = code;
211 s.info.buffer_length = size;
212 s.info.print_address_func = generic_print_target_address;
bellardc27004e2005-01-03 23:35:10 +0000213
214#ifdef TARGET_WORDS_BIGENDIAN
Blue Swirlf4359b92012-09-08 12:40:00 +0000215 s.info.endian = BFD_ENDIAN_BIG;
bellardc27004e2005-01-03 23:35:10 +0000216#else
Blue Swirlf4359b92012-09-08 12:40:00 +0000217 s.info.endian = BFD_ENDIAN_LITTLE;
bellardc6105c02003-10-27 21:13:58 +0000218#endif
bellardc27004e2005-01-03 23:35:10 +0000219#if defined(TARGET_I386)
Blue Swirlf4359b92012-09-08 12:40:00 +0000220 if (flags == 2) {
221 s.info.mach = bfd_mach_x86_64;
222 } else if (flags == 1) {
223 s.info.mach = bfd_mach_i386_i8086;
224 } else {
225 s.info.mach = bfd_mach_i386_i386;
226 }
bellardc27004e2005-01-03 23:35:10 +0000227 print_insn = print_insn_i386;
228#elif defined(TARGET_ARM)
Claudio Fontana999b53e2014-02-05 17:27:28 +0000229 if (flags & 4) {
230 /* We might not be compiled with the A64 disassembler
231 * because it needs a C++ compiler; in that case we will
232 * fall through to the default print_insn_od case.
233 */
234#if defined(CONFIG_ARM_A64_DIS)
235 print_insn = print_insn_arm_a64;
236#endif
237 } else if (flags & 1) {
Paul Brookd8fd2952012-03-30 18:02:50 +0100238 print_insn = print_insn_thumb1;
239 } else {
240 print_insn = print_insn_arm;
241 }
242 if (flags & 2) {
243#ifdef TARGET_WORDS_BIGENDIAN
Blue Swirlf4359b92012-09-08 12:40:00 +0000244 s.info.endian = BFD_ENDIAN_LITTLE;
Paul Brookd8fd2952012-03-30 18:02:50 +0100245#else
Blue Swirlf4359b92012-09-08 12:40:00 +0000246 s.info.endian = BFD_ENDIAN_BIG;
Paul Brookd8fd2952012-03-30 18:02:50 +0100247#endif
248 }
bellardc27004e2005-01-03 23:35:10 +0000249#elif defined(TARGET_SPARC)
250 print_insn = print_insn_sparc;
bellard34751872005-07-02 14:31:34 +0000251#ifdef TARGET_SPARC64
Blue Swirlf4359b92012-09-08 12:40:00 +0000252 s.info.mach = bfd_mach_sparc_v9b;
ths3b46e622007-09-17 08:09:54 +0000253#endif
bellardc27004e2005-01-03 23:35:10 +0000254#elif defined(TARGET_PPC)
Tom Mustae13951f2014-04-09 14:53:23 -0500255 if ((flags >> 16) & 1) {
Blue Swirlf4359b92012-09-08 12:40:00 +0000256 s.info.endian = BFD_ENDIAN_LITTLE;
257 }
j_mayer237c0af2007-09-29 12:01:46 +0000258 if (flags & 0xFFFF) {
Tom Mustae13951f2014-04-09 14:53:23 -0500259 /* If we have a precise definition of the instruction set, use it. */
Blue Swirlf4359b92012-09-08 12:40:00 +0000260 s.info.mach = flags & 0xFFFF;
j_mayer237c0af2007-09-29 12:01:46 +0000261 } else {
bellarda2458622005-07-23 22:39:53 +0000262#ifdef TARGET_PPC64
Blue Swirlf4359b92012-09-08 12:40:00 +0000263 s.info.mach = bfd_mach_ppc64;
bellarda2458622005-07-23 22:39:53 +0000264#else
Blue Swirlf4359b92012-09-08 12:40:00 +0000265 s.info.mach = bfd_mach_ppc;
bellarda2458622005-07-23 22:39:53 +0000266#endif
j_mayer237c0af2007-09-29 12:01:46 +0000267 }
Aurelien Jarno88770fe2013-04-20 08:56:14 +0000268 s.info.disassembler_options = (char *)"any";
bellardc27004e2005-01-03 23:35:10 +0000269 print_insn = print_insn_ppc;
pbrooke6e59062006-10-22 00:18:54 +0000270#elif defined(TARGET_M68K)
271 print_insn = print_insn_m68k;
bellard6af0bf92005-07-02 14:58:51 +0000272#elif defined(TARGET_MIPS)
bellard76b30302005-12-17 01:10:04 +0000273#ifdef TARGET_WORDS_BIGENDIAN
bellard6af0bf92005-07-02 14:58:51 +0000274 print_insn = print_insn_big_mips;
bellard76b30302005-12-17 01:10:04 +0000275#else
276 print_insn = print_insn_little_mips;
277#endif
bellardfdf9b3e2006-04-27 21:07:38 +0000278#elif defined(TARGET_SH4)
Blue Swirlf4359b92012-09-08 12:40:00 +0000279 s.info.mach = bfd_mach_sh4;
bellardfdf9b3e2006-04-27 21:07:38 +0000280 print_insn = print_insn_sh;
j_mayereddf68a2007-04-05 07:22:49 +0000281#elif defined(TARGET_ALPHA)
Blue Swirlf4359b92012-09-08 12:40:00 +0000282 s.info.mach = bfd_mach_alpha_ev6;
j_mayereddf68a2007-04-05 07:22:49 +0000283 print_insn = print_insn_alpha;
thsa25fd132007-10-08 12:46:58 +0000284#elif defined(TARGET_CRIS)
Edgar E. Iglesiasb09cd072011-01-10 22:31:09 +0100285 if (flags != 32) {
Blue Swirlf4359b92012-09-08 12:40:00 +0000286 s.info.mach = bfd_mach_cris_v0_v10;
Edgar E. Iglesiasb09cd072011-01-10 22:31:09 +0100287 print_insn = print_insn_crisv10;
288 } else {
Blue Swirlf4359b92012-09-08 12:40:00 +0000289 s.info.mach = bfd_mach_cris_v32;
Edgar E. Iglesiasb09cd072011-01-10 22:31:09 +0100290 print_insn = print_insn_crisv32;
291 }
Ulrich Hechtdb500602011-03-29 15:29:32 +0200292#elif defined(TARGET_S390X)
Blue Swirlf4359b92012-09-08 12:40:00 +0000293 s.info.mach = bfd_mach_s390_64;
Ulrich Hechtdb500602011-03-29 15:29:32 +0200294 print_insn = print_insn_s390;
Edgar E. Iglesiase90e3902009-05-20 20:07:38 +0200295#elif defined(TARGET_MICROBLAZE)
Blue Swirlf4359b92012-09-08 12:40:00 +0000296 s.info.mach = bfd_arch_microblaze;
Edgar E. Iglesiase90e3902009-05-20 20:07:38 +0200297 print_insn = print_insn_microblaze;
Anthony Greenbd86a882013-03-18 15:49:23 -0400298#elif defined(TARGET_MOXIE)
299 s.info.mach = bfd_arch_moxie;
300 print_insn = print_insn_moxie;
Michael Walle79368f42012-03-31 19:54:20 +0200301#elif defined(TARGET_LM32)
Blue Swirlf4359b92012-09-08 12:40:00 +0000302 s.info.mach = bfd_mach_lm32;
Michael Walle79368f42012-03-31 19:54:20 +0200303 print_insn = print_insn_lm32;
bellardc27004e2005-01-03 23:35:10 +0000304#endif
Richard Hendersonc46ffd52013-08-16 23:29:45 -0700305 if (print_insn == NULL) {
306 print_insn = print_insn_od_target;
307 }
bellardc27004e2005-01-03 23:35:10 +0000308
blueswir17e000c22009-02-13 21:44:41 +0000309 for (pc = code; size > 0; pc += count, size -= count) {
bellardfa15e032005-01-31 23:32:31 +0000310 fprintf(out, "0x" TARGET_FMT_lx ": ", pc);
Blue Swirlf4359b92012-09-08 12:40:00 +0000311 count = print_insn(pc, &s.info);
bellardc27004e2005-01-03 23:35:10 +0000312#if 0
313 {
314 int i;
315 uint8_t b;
316 fprintf(out, " {");
317 for(i = 0; i < count; i++) {
Blue Swirlf4359b92012-09-08 12:40:00 +0000318 target_read_memory(pc + i, &b, 1, &s.info);
bellardc27004e2005-01-03 23:35:10 +0000319 fprintf(out, " %02x", b);
320 }
321 fprintf(out, " }");
322 }
323#endif
324 fprintf(out, "\n");
325 if (count < 0)
326 break;
malc754d00a2009-04-21 22:26:22 +0000327 if (size < count) {
328 fprintf(out,
329 "Disassembler disagrees with translator over instruction "
330 "decoding\n"
331 "Please report this to qemu-devel@nongnu.org\n");
332 break;
333 }
bellardc27004e2005-01-03 23:35:10 +0000334 }
335}
336
337/* Disassemble this for me please... (debugging). */
338void disas(FILE *out, void *code, unsigned long size)
339{
Stefan Weilb0b0f1c2012-04-12 15:44:35 +0200340 uintptr_t pc;
bellardc27004e2005-01-03 23:35:10 +0000341 int count;
Blue Swirlf4359b92012-09-08 12:40:00 +0000342 CPUDebug s;
Richard Hendersonc46ffd52013-08-16 23:29:45 -0700343 int (*print_insn)(bfd_vma pc, disassemble_info *info) = NULL;
bellardc27004e2005-01-03 23:35:10 +0000344
Blue Swirlf4359b92012-09-08 12:40:00 +0000345 INIT_DISASSEMBLE_INFO(s.info, out, fprintf);
346 s.info.print_address_func = generic_print_host_address;
bellardc6105c02003-10-27 21:13:58 +0000347
Blue Swirlf4359b92012-09-08 12:40:00 +0000348 s.info.buffer = code;
349 s.info.buffer_vma = (uintptr_t)code;
350 s.info.buffer_length = size;
bellardb9adb4a2003-04-29 20:41:16 +0000351
Juan Quintelae2542fe2009-07-27 16:13:06 +0200352#ifdef HOST_WORDS_BIGENDIAN
Blue Swirlf4359b92012-09-08 12:40:00 +0000353 s.info.endian = BFD_ENDIAN_BIG;
bellardb9adb4a2003-04-29 20:41:16 +0000354#else
Blue Swirlf4359b92012-09-08 12:40:00 +0000355 s.info.endian = BFD_ENDIAN_LITTLE;
bellardb9adb4a2003-04-29 20:41:16 +0000356#endif
Stefan Weil5826e512011-10-05 20:03:53 +0200357#if defined(CONFIG_TCG_INTERPRETER)
358 print_insn = print_insn_tci;
359#elif defined(__i386__)
Blue Swirlf4359b92012-09-08 12:40:00 +0000360 s.info.mach = bfd_mach_i386_i386;
bellardc27004e2005-01-03 23:35:10 +0000361 print_insn = print_insn_i386;
bellardbc51c5c2004-03-17 23:46:04 +0000362#elif defined(__x86_64__)
Blue Swirlf4359b92012-09-08 12:40:00 +0000363 s.info.mach = bfd_mach_x86_64;
bellardc27004e2005-01-03 23:35:10 +0000364 print_insn = print_insn_i386;
malce58ffeb2009-01-14 18:39:49 +0000365#elif defined(_ARCH_PPC)
Richard Henderson66d4f6a2013-01-31 11:16:21 -0800366 s.info.disassembler_options = (char *)"any";
bellardc27004e2005-01-03 23:35:10 +0000367 print_insn = print_insn_ppc;
Claudio Fontana999b53e2014-02-05 17:27:28 +0000368#elif defined(__aarch64__) && defined(CONFIG_ARM_A64_DIS)
369 print_insn = print_insn_arm_a64;
bellarda993ba82003-05-11 12:25:45 +0000370#elif defined(__alpha__)
bellardc27004e2005-01-03 23:35:10 +0000371 print_insn = print_insn_alpha;
bellardaa0aa4f2003-06-09 15:23:31 +0000372#elif defined(__sparc__)
bellardc27004e2005-01-03 23:35:10 +0000373 print_insn = print_insn_sparc;
Blue Swirlf4359b92012-09-08 12:40:00 +0000374 s.info.mach = bfd_mach_sparc_v9b;
ths5fafdf22007-09-16 21:08:06 +0000375#elif defined(__arm__)
bellardc27004e2005-01-03 23:35:10 +0000376 print_insn = print_insn_arm;
bellard6af0bf92005-07-02 14:58:51 +0000377#elif defined(__MIPSEB__)
378 print_insn = print_insn_big_mips;
379#elif defined(__MIPSEL__)
380 print_insn = print_insn_little_mips;
bellard48024e42005-11-06 16:52:11 +0000381#elif defined(__m68k__)
382 print_insn = print_insn_m68k;
ths8f860bb2007-07-31 23:44:21 +0000383#elif defined(__s390__)
384 print_insn = print_insn_s390;
aurel32f54b3f92008-04-12 20:14:54 +0000385#elif defined(__hppa__)
386 print_insn = print_insn_hppa;
Aurelien Jarno903ec552010-03-29 02:12:51 +0200387#elif defined(__ia64__)
388 print_insn = print_insn_ia64;
bellardb9adb4a2003-04-29 20:41:16 +0000389#endif
Richard Hendersonc46ffd52013-08-16 23:29:45 -0700390 if (print_insn == NULL) {
391 print_insn = print_insn_od_host;
392 }
Stefan Weilb0b0f1c2012-04-12 15:44:35 +0200393 for (pc = (uintptr_t)code; size > 0; pc += count, size -= count) {
394 fprintf(out, "0x%08" PRIxPTR ": ", pc);
Blue Swirlf4359b92012-09-08 12:40:00 +0000395 count = print_insn(pc, &s.info);
bellardb9adb4a2003-04-29 20:41:16 +0000396 fprintf(out, "\n");
397 if (count < 0)
398 break;
399 }
400}
401
402/* Look up symbol for debugging purpose. Returns "" if unknown. */
bellardc27004e2005-01-03 23:35:10 +0000403const char *lookup_symbol(target_ulong orig_addr)
bellardb9adb4a2003-04-29 20:41:16 +0000404{
pbrook49918a72008-10-22 15:11:31 +0000405 const char *symbol = "";
bellarde80cfcf2004-12-19 23:18:01 +0000406 struct syminfo *s;
ths3b46e622007-09-17 08:09:54 +0000407
bellarde80cfcf2004-12-19 23:18:01 +0000408 for (s = syminfos; s; s = s->next) {
pbrook49918a72008-10-22 15:11:31 +0000409 symbol = s->lookup_symbol(s, orig_addr);
410 if (symbol[0] != '\0') {
411 break;
412 }
bellardb9adb4a2003-04-29 20:41:16 +0000413 }
pbrook49918a72008-10-22 15:11:31 +0000414
415 return symbol;
bellardb9adb4a2003-04-29 20:41:16 +0000416}
bellard9307c4c2004-04-04 12:57:25 +0000417
418#if !defined(CONFIG_USER_ONLY)
419
Paolo Bonzini83c90892012-12-17 18:19:49 +0100420#include "monitor/monitor.h"
bellard3d2cfdf2004-08-01 21:49:07 +0000421
bellard9307c4c2004-04-04 12:57:25 +0000422static int monitor_disas_is_physical;
423
424static int
blueswir1a5f1b962008-08-17 20:21:51 +0000425monitor_read_memory (bfd_vma memaddr, bfd_byte *myaddr, int length,
426 struct disassemble_info *info)
bellard9307c4c2004-04-04 12:57:25 +0000427{
Blue Swirlf4359b92012-09-08 12:40:00 +0000428 CPUDebug *s = container_of(info, CPUDebug, info);
429
bellard9307c4c2004-04-04 12:57:25 +0000430 if (monitor_disas_is_physical) {
Stefan Weil54f7b4a2011-04-10 18:23:39 +0200431 cpu_physical_memory_read(memaddr, myaddr, length);
bellard9307c4c2004-04-04 12:57:25 +0000432 } else {
Andreas Färberf17ec442013-06-29 19:40:58 +0200433 cpu_memory_rw_debug(ENV_GET_CPU(s->env), memaddr, myaddr, length, 0);
bellard9307c4c2004-04-04 12:57:25 +0000434 }
435 return 0;
436}
437
Stefan Weil8b7968f2010-09-23 21:28:05 +0200438static int GCC_FMT_ATTR(2, 3)
439monitor_fprintf(FILE *stream, const char *fmt, ...)
bellard3d2cfdf2004-08-01 21:49:07 +0000440{
441 va_list ap;
442 va_start(ap, fmt);
aliguori376253e2009-03-05 23:01:23 +0000443 monitor_vprintf((Monitor *)stream, fmt, ap);
bellard3d2cfdf2004-08-01 21:49:07 +0000444 va_end(ap);
445 return 0;
446}
447
Tom Musta1c38f842014-04-09 14:53:24 -0500448/* Disassembler for the monitor.
449 See target_disas for a description of flags. */
Andreas Färber9349b4f2012-03-14 01:38:32 +0100450void monitor_disas(Monitor *mon, CPUArchState *env,
bellard6a00d602005-11-21 23:25:50 +0000451 target_ulong pc, int nb_insn, int is_physical, int flags)
bellard9307c4c2004-04-04 12:57:25 +0000452{
bellard9307c4c2004-04-04 12:57:25 +0000453 int count, i;
Blue Swirlf4359b92012-09-08 12:40:00 +0000454 CPUDebug s;
bellard9307c4c2004-04-04 12:57:25 +0000455 int (*print_insn)(bfd_vma pc, disassemble_info *info);
456
Blue Swirlf4359b92012-09-08 12:40:00 +0000457 INIT_DISASSEMBLE_INFO(s.info, (FILE *)mon, monitor_fprintf);
bellard9307c4c2004-04-04 12:57:25 +0000458
Blue Swirlf4359b92012-09-08 12:40:00 +0000459 s.env = env;
bellard9307c4c2004-04-04 12:57:25 +0000460 monitor_disas_is_physical = is_physical;
Blue Swirlf4359b92012-09-08 12:40:00 +0000461 s.info.read_memory_func = monitor_read_memory;
462 s.info.print_address_func = generic_print_target_address;
bellard9307c4c2004-04-04 12:57:25 +0000463
Blue Swirlf4359b92012-09-08 12:40:00 +0000464 s.info.buffer_vma = pc;
bellard9307c4c2004-04-04 12:57:25 +0000465
466#ifdef TARGET_WORDS_BIGENDIAN
Blue Swirlf4359b92012-09-08 12:40:00 +0000467 s.info.endian = BFD_ENDIAN_BIG;
bellard9307c4c2004-04-04 12:57:25 +0000468#else
Blue Swirlf4359b92012-09-08 12:40:00 +0000469 s.info.endian = BFD_ENDIAN_LITTLE;
bellard9307c4c2004-04-04 12:57:25 +0000470#endif
471#if defined(TARGET_I386)
Blue Swirlf4359b92012-09-08 12:40:00 +0000472 if (flags == 2) {
473 s.info.mach = bfd_mach_x86_64;
474 } else if (flags == 1) {
475 s.info.mach = bfd_mach_i386_i8086;
476 } else {
477 s.info.mach = bfd_mach_i386_i386;
478 }
bellard9307c4c2004-04-04 12:57:25 +0000479 print_insn = print_insn_i386;
480#elif defined(TARGET_ARM)
481 print_insn = print_insn_arm;
thscbd669d2007-12-25 00:26:36 +0000482#elif defined(TARGET_ALPHA)
483 print_insn = print_insn_alpha;
bellard9307c4c2004-04-04 12:57:25 +0000484#elif defined(TARGET_SPARC)
485 print_insn = print_insn_sparc;
blueswir1682c4f12007-04-09 15:14:57 +0000486#ifdef TARGET_SPARC64
Blue Swirlf4359b92012-09-08 12:40:00 +0000487 s.info.mach = bfd_mach_sparc_v9b;
blueswir1682c4f12007-04-09 15:14:57 +0000488#endif
bellard9307c4c2004-04-04 12:57:25 +0000489#elif defined(TARGET_PPC)
Tom Musta1c38f842014-04-09 14:53:24 -0500490 if (flags & 0xFFFF) {
491 /* If we have a precise definition of the instruction set, use it. */
492 s.info.mach = flags & 0xFFFF;
493 } else {
bellarda2458622005-07-23 22:39:53 +0000494#ifdef TARGET_PPC64
Tom Musta1c38f842014-04-09 14:53:24 -0500495 s.info.mach = bfd_mach_ppc64;
bellarda2458622005-07-23 22:39:53 +0000496#else
Tom Musta1c38f842014-04-09 14:53:24 -0500497 s.info.mach = bfd_mach_ppc;
bellarda2458622005-07-23 22:39:53 +0000498#endif
Tom Musta1c38f842014-04-09 14:53:24 -0500499 }
500 if ((flags >> 16) & 1) {
501 s.info.endian = BFD_ENDIAN_LITTLE;
502 }
bellard9307c4c2004-04-04 12:57:25 +0000503 print_insn = print_insn_ppc;
pbrooke6e59062006-10-22 00:18:54 +0000504#elif defined(TARGET_M68K)
505 print_insn = print_insn_m68k;
bellard6af0bf92005-07-02 14:58:51 +0000506#elif defined(TARGET_MIPS)
bellard76b30302005-12-17 01:10:04 +0000507#ifdef TARGET_WORDS_BIGENDIAN
bellard6af0bf92005-07-02 14:58:51 +0000508 print_insn = print_insn_big_mips;
bellard76b30302005-12-17 01:10:04 +0000509#else
510 print_insn = print_insn_little_mips;
511#endif
Magnus Dammb4e1f072009-11-13 18:54:22 +0900512#elif defined(TARGET_SH4)
Blue Swirlf4359b92012-09-08 12:40:00 +0000513 s.info.mach = bfd_mach_sh4;
Magnus Dammb4e1f072009-11-13 18:54:22 +0900514 print_insn = print_insn_sh;
Ulrich Hechtdb500602011-03-29 15:29:32 +0200515#elif defined(TARGET_S390X)
Blue Swirlf4359b92012-09-08 12:40:00 +0000516 s.info.mach = bfd_mach_s390_64;
Ulrich Hechtdb500602011-03-29 15:29:32 +0200517 print_insn = print_insn_s390;
Anthony Greenbd86a882013-03-18 15:49:23 -0400518#elif defined(TARGET_MOXIE)
519 s.info.mach = bfd_arch_moxie;
520 print_insn = print_insn_moxie;
Michael Walle79368f42012-03-31 19:54:20 +0200521#elif defined(TARGET_LM32)
Blue Swirlf4359b92012-09-08 12:40:00 +0000522 s.info.mach = bfd_mach_lm32;
Michael Walle79368f42012-03-31 19:54:20 +0200523 print_insn = print_insn_lm32;
bellard9307c4c2004-04-04 12:57:25 +0000524#else
aliguori376253e2009-03-05 23:01:23 +0000525 monitor_printf(mon, "0x" TARGET_FMT_lx
526 ": Asm output not supported on this arch\n", pc);
bellard9307c4c2004-04-04 12:57:25 +0000527 return;
528#endif
529
530 for(i = 0; i < nb_insn; i++) {
aliguori376253e2009-03-05 23:01:23 +0000531 monitor_printf(mon, "0x" TARGET_FMT_lx ": ", pc);
Blue Swirlf4359b92012-09-08 12:40:00 +0000532 count = print_insn(pc, &s.info);
aliguori376253e2009-03-05 23:01:23 +0000533 monitor_printf(mon, "\n");
bellard9307c4c2004-04-04 12:57:25 +0000534 if (count < 0)
535 break;
536 pc += count;
537 }
538}
539#endif