blob: 6182b15f19019617116f2bd2b3c7b27ca5fb5b5a [file] [log] [blame]
Andrey Smirnov843361e2018-03-09 17:09:43 +00001/*
2 * Copyright (c) 2018, Impinj, Inc.
3 *
4 * MCIMX7D_SABRE Board System emulation.
5 *
6 * Author: Andrey Smirnov <andrew.smirnov@gmail.com>
7 *
8 * This code is licensed under the GPL, version 2 or later.
9 * See the file `COPYING' in the top level directory.
10 *
11 * It (partially) emulates a mcimx7d_sabre board, with a Freescale
12 * i.MX7 SoC
13 */
14
15#include "qemu/osdep.h"
16#include "qapi/error.h"
Andrey Smirnov843361e2018-03-09 17:09:43 +000017#include "hw/arm/fsl-imx7.h"
18#include "hw/boards.h"
Markus Armbrustera27bd6c2019-08-12 07:23:51 +020019#include "hw/qdev-properties.h"
Andrey Smirnov843361e2018-03-09 17:09:43 +000020#include "qemu/error-report.h"
21#include "sysemu/qtest.h"
Andrey Smirnov843361e2018-03-09 17:09:43 +000022
Andrey Smirnov843361e2018-03-09 17:09:43 +000023static void mcimx7d_sabre_init(MachineState *machine)
24{
25 static struct arm_boot_info boot_info;
Igor Mammedov4076cc92020-02-19 11:08:55 -050026 FslIMX7State *s;
Andrey Smirnov843361e2018-03-09 17:09:43 +000027 int i;
28
29 if (machine->ram_size > FSL_IMX7_MMDC_SIZE) {
30 error_report("RAM size " RAM_ADDR_FMT " above max supported (%08x)",
31 machine->ram_size, FSL_IMX7_MMDC_SIZE);
32 exit(1);
33 }
34
35 boot_info = (struct arm_boot_info) {
36 .loader_start = FSL_IMX7_MMDC_ADDR,
37 .board_id = -1,
38 .ram_size = machine->ram_size,
Peter Maydellae2474f2022-01-27 15:46:27 +000039 .psci_conduit = QEMU_PSCI_CONDUIT_SMC,
Andrey Smirnov843361e2018-03-09 17:09:43 +000040 };
41
Igor Mammedov4076cc92020-02-19 11:08:55 -050042 s = FSL_IMX7(object_new(TYPE_FSL_IMX7));
Markus Armbrusterd2623122020-05-05 17:29:22 +020043 object_property_add_child(OBJECT(machine), "soc", OBJECT(s));
Markus Armbrusterce189ab2020-06-10 07:32:45 +020044 qdev_realize(DEVICE(s), NULL, &error_fatal);
Andrey Smirnov843361e2018-03-09 17:09:43 +000045
Igor Mammedov4076cc92020-02-19 11:08:55 -050046 memory_region_add_subregion(get_system_memory(), FSL_IMX7_MMDC_ADDR,
47 machine->ram);
Andrey Smirnov843361e2018-03-09 17:09:43 +000048
49 for (i = 0; i < FSL_IMX7_NUM_USDHCS; i++) {
50 BusState *bus;
51 DeviceState *carddev;
52 DriveInfo *di;
53 BlockBackend *blk;
54
Markus Armbruster50659fc2021-11-17 17:34:03 +010055 di = drive_get(IF_SD, 0, i);
Andrey Smirnov843361e2018-03-09 17:09:43 +000056 blk = di ? blk_by_legacy_dinfo(di) : NULL;
Igor Mammedov4076cc92020-02-19 11:08:55 -050057 bus = qdev_get_child_bus(DEVICE(&s->usdhc[i]), "sd-bus");
Markus Armbruster3e80f692020-06-10 07:31:58 +020058 carddev = qdev_new(TYPE_SD_CARD);
Markus Armbruster934df912020-06-22 11:42:24 +020059 qdev_prop_set_drive_err(carddev, "drive", blk, &error_fatal);
Markus Armbruster3e80f692020-06-10 07:31:58 +020060 qdev_realize_and_unref(carddev, bus, &error_fatal);
Andrey Smirnov843361e2018-03-09 17:09:43 +000061 }
62
63 if (!qtest_enabled()) {
Igor Mammedov4076cc92020-02-19 11:08:55 -050064 arm_load_kernel(&s->cpu[0], machine, &boot_info);
Andrey Smirnov843361e2018-03-09 17:09:43 +000065 }
66}
67
68static void mcimx7d_sabre_machine_init(MachineClass *mc)
69{
Peter Maydellf548f202021-05-27 10:51:52 +010070 mc->desc = "Freescale i.MX7 DUAL SABRE (Cortex-A7)";
Andrey Smirnov843361e2018-03-09 17:09:43 +000071 mc->init = mcimx7d_sabre_init;
72 mc->max_cpus = FSL_IMX7_NUM_CPUS;
Igor Mammedov4076cc92020-02-19 11:08:55 -050073 mc->default_ram_id = "mcimx7d-sabre.ram";
Andrey Smirnov843361e2018-03-09 17:09:43 +000074}
75DEFINE_MACHINE("mcimx7d-sabre", mcimx7d_sabre_machine_init)