Sign in
qemu
/
qemu
/
900536d3e97aed7fdd9cb4dadd3bf7023360e819
/
.
/
tcg
/
arm
/
tcg-target-reg-bits.h
blob: 23b7730a8d4397948093989cbac8740f6257d0bc [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: MIT */
/*
* Define target-specific register size
* Copyright (c) 2023 Linaro
*/
#ifndef
TCG_TARGET_REG_BITS_H
#define
TCG_TARGET_REG_BITS_H
#define
TCG_TARGET_REG_BITS
32
#endif