Sign in
qemu
/
qemu
/
7c79d98d2e4de5b8c919002e6ead6bae7f46003d
/
.
/
tcg
/
sparc64
/
tcg-target-reg-bits.h
blob: 34a6711013dd1a0fe4f838bfb4fb39e0ddd96e10 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: MIT */
/*
* Define target-specific register size
* Copyright (c) 2023 Linaro
*/
#ifndef
TCG_TARGET_REG_BITS_H
#define
TCG_TARGET_REG_BITS_H
#define
TCG_TARGET_REG_BITS
64
#endif