| /* |
| * Initial TCG Implementation for aarch64 |
| * |
| * Copyright (c) 2013 Huawei Technologies Duesseldorf GmbH |
| * Written by Claudio Fontana |
| * |
| * This work is licensed under the terms of the GNU GPL, version 2 or |
| * (at your option) any later version. |
| * |
| * See the COPYING file in the top-level directory for details. |
| */ |
| |
| #ifndef AARCH64_TCG_TARGET_H |
| #define AARCH64_TCG_TARGET_H |
| |
| #include "host/cpuinfo.h" |
| |
| #define TCG_TARGET_INSN_UNIT_SIZE 4 |
| #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) |
| |
| typedef enum { |
| TCG_REG_X0, TCG_REG_X1, TCG_REG_X2, TCG_REG_X3, |
| TCG_REG_X4, TCG_REG_X5, TCG_REG_X6, TCG_REG_X7, |
| TCG_REG_X8, TCG_REG_X9, TCG_REG_X10, TCG_REG_X11, |
| TCG_REG_X12, TCG_REG_X13, TCG_REG_X14, TCG_REG_X15, |
| TCG_REG_X16, TCG_REG_X17, TCG_REG_X18, TCG_REG_X19, |
| TCG_REG_X20, TCG_REG_X21, TCG_REG_X22, TCG_REG_X23, |
| TCG_REG_X24, TCG_REG_X25, TCG_REG_X26, TCG_REG_X27, |
| TCG_REG_X28, TCG_REG_X29, TCG_REG_X30, |
| |
| /* X31 is either the stack pointer or zero, depending on context. */ |
| TCG_REG_SP = 31, |
| TCG_REG_XZR = 31, |
| |
| TCG_REG_V0 = 32, TCG_REG_V1, TCG_REG_V2, TCG_REG_V3, |
| TCG_REG_V4, TCG_REG_V5, TCG_REG_V6, TCG_REG_V7, |
| TCG_REG_V8, TCG_REG_V9, TCG_REG_V10, TCG_REG_V11, |
| TCG_REG_V12, TCG_REG_V13, TCG_REG_V14, TCG_REG_V15, |
| TCG_REG_V16, TCG_REG_V17, TCG_REG_V18, TCG_REG_V19, |
| TCG_REG_V20, TCG_REG_V21, TCG_REG_V22, TCG_REG_V23, |
| TCG_REG_V24, TCG_REG_V25, TCG_REG_V26, TCG_REG_V27, |
| TCG_REG_V28, TCG_REG_V29, TCG_REG_V30, TCG_REG_V31, |
| |
| /* Aliases. */ |
| TCG_REG_FP = TCG_REG_X29, |
| TCG_REG_LR = TCG_REG_X30, |
| TCG_AREG0 = TCG_REG_X19, |
| } TCGReg; |
| |
| #define TCG_TARGET_NB_REGS 64 |
| |
| /* used for function call generation */ |
| #define TCG_REG_CALL_STACK TCG_REG_SP |
| #define TCG_TARGET_STACK_ALIGN 16 |
| #define TCG_TARGET_CALL_STACK_OFFSET 0 |
| #define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_NORMAL |
| #define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL |
| #define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_EVEN |
| #define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL |
| |
| #define have_lse (cpuinfo & CPUINFO_LSE) |
| #define have_lse2 (cpuinfo & CPUINFO_LSE2) |
| |
| /* optional instructions */ |
| #define TCG_TARGET_HAS_div_i32 1 |
| #define TCG_TARGET_HAS_rem_i32 1 |
| #define TCG_TARGET_HAS_ext8s_i32 1 |
| #define TCG_TARGET_HAS_ext16s_i32 1 |
| #define TCG_TARGET_HAS_ext8u_i32 1 |
| #define TCG_TARGET_HAS_ext16u_i32 1 |
| #define TCG_TARGET_HAS_bswap16_i32 1 |
| #define TCG_TARGET_HAS_bswap32_i32 1 |
| #define TCG_TARGET_HAS_not_i32 1 |
| #define TCG_TARGET_HAS_rot_i32 1 |
| #define TCG_TARGET_HAS_andc_i32 1 |
| #define TCG_TARGET_HAS_orc_i32 1 |
| #define TCG_TARGET_HAS_eqv_i32 1 |
| #define TCG_TARGET_HAS_nand_i32 0 |
| #define TCG_TARGET_HAS_nor_i32 0 |
| #define TCG_TARGET_HAS_clz_i32 1 |
| #define TCG_TARGET_HAS_ctz_i32 1 |
| #define TCG_TARGET_HAS_ctpop_i32 0 |
| #define TCG_TARGET_HAS_deposit_i32 1 |
| #define TCG_TARGET_HAS_extract_i32 1 |
| #define TCG_TARGET_HAS_sextract_i32 1 |
| #define TCG_TARGET_HAS_extract2_i32 1 |
| #define TCG_TARGET_HAS_negsetcond_i32 1 |
| #define TCG_TARGET_HAS_add2_i32 1 |
| #define TCG_TARGET_HAS_sub2_i32 1 |
| #define TCG_TARGET_HAS_mulu2_i32 0 |
| #define TCG_TARGET_HAS_muls2_i32 0 |
| #define TCG_TARGET_HAS_muluh_i32 0 |
| #define TCG_TARGET_HAS_mulsh_i32 0 |
| #define TCG_TARGET_HAS_extr_i64_i32 0 |
| #define TCG_TARGET_HAS_qemu_st8_i32 0 |
| |
| #define TCG_TARGET_HAS_div_i64 1 |
| #define TCG_TARGET_HAS_rem_i64 1 |
| #define TCG_TARGET_HAS_ext8s_i64 1 |
| #define TCG_TARGET_HAS_ext16s_i64 1 |
| #define TCG_TARGET_HAS_ext32s_i64 1 |
| #define TCG_TARGET_HAS_ext8u_i64 1 |
| #define TCG_TARGET_HAS_ext16u_i64 1 |
| #define TCG_TARGET_HAS_ext32u_i64 1 |
| #define TCG_TARGET_HAS_bswap16_i64 1 |
| #define TCG_TARGET_HAS_bswap32_i64 1 |
| #define TCG_TARGET_HAS_bswap64_i64 1 |
| #define TCG_TARGET_HAS_not_i64 1 |
| #define TCG_TARGET_HAS_rot_i64 1 |
| #define TCG_TARGET_HAS_andc_i64 1 |
| #define TCG_TARGET_HAS_orc_i64 1 |
| #define TCG_TARGET_HAS_eqv_i64 1 |
| #define TCG_TARGET_HAS_nand_i64 0 |
| #define TCG_TARGET_HAS_nor_i64 0 |
| #define TCG_TARGET_HAS_clz_i64 1 |
| #define TCG_TARGET_HAS_ctz_i64 1 |
| #define TCG_TARGET_HAS_ctpop_i64 0 |
| #define TCG_TARGET_HAS_deposit_i64 1 |
| #define TCG_TARGET_HAS_extract_i64 1 |
| #define TCG_TARGET_HAS_sextract_i64 1 |
| #define TCG_TARGET_HAS_extract2_i64 1 |
| #define TCG_TARGET_HAS_negsetcond_i64 1 |
| #define TCG_TARGET_HAS_add2_i64 1 |
| #define TCG_TARGET_HAS_sub2_i64 1 |
| #define TCG_TARGET_HAS_mulu2_i64 0 |
| #define TCG_TARGET_HAS_muls2_i64 0 |
| #define TCG_TARGET_HAS_muluh_i64 1 |
| #define TCG_TARGET_HAS_mulsh_i64 1 |
| |
| /* |
| * Without FEAT_LSE2, we must use LDXP+STXP to implement atomic 128-bit load, |
| * which requires writable pages. We must defer to the helper for user-only, |
| * but in system mode all ram is writable for the host. |
| */ |
| #ifdef CONFIG_USER_ONLY |
| #define TCG_TARGET_HAS_qemu_ldst_i128 have_lse2 |
| #else |
| #define TCG_TARGET_HAS_qemu_ldst_i128 1 |
| #endif |
| |
| #define TCG_TARGET_HAS_tst 1 |
| |
| #define TCG_TARGET_HAS_v64 1 |
| #define TCG_TARGET_HAS_v128 1 |
| #define TCG_TARGET_HAS_v256 0 |
| |
| #define TCG_TARGET_HAS_andc_vec 1 |
| #define TCG_TARGET_HAS_orc_vec 1 |
| #define TCG_TARGET_HAS_nand_vec 0 |
| #define TCG_TARGET_HAS_nor_vec 0 |
| #define TCG_TARGET_HAS_eqv_vec 0 |
| #define TCG_TARGET_HAS_not_vec 1 |
| #define TCG_TARGET_HAS_neg_vec 1 |
| #define TCG_TARGET_HAS_abs_vec 1 |
| #define TCG_TARGET_HAS_roti_vec 0 |
| #define TCG_TARGET_HAS_rots_vec 0 |
| #define TCG_TARGET_HAS_rotv_vec 0 |
| #define TCG_TARGET_HAS_shi_vec 1 |
| #define TCG_TARGET_HAS_shs_vec 0 |
| #define TCG_TARGET_HAS_shv_vec 1 |
| #define TCG_TARGET_HAS_mul_vec 1 |
| #define TCG_TARGET_HAS_sat_vec 1 |
| #define TCG_TARGET_HAS_minmax_vec 1 |
| #define TCG_TARGET_HAS_bitsel_vec 1 |
| #define TCG_TARGET_HAS_cmpsel_vec 0 |
| |
| #define TCG_TARGET_DEFAULT_MO (0) |
| #define TCG_TARGET_NEED_LDST_LABELS |
| #define TCG_TARGET_NEED_POOL_LABELS |
| |
| #endif /* AARCH64_TCG_TARGET_H */ |
