Google Git
Sign in
qemu / qemu / e0ca2ed562d50e6aa02b15431d009fe165cff159 / target-arm
  1. c02d703 virtio: move bi-endian target support to a single location by Greg Kurz · 9 years ago
  2. 6e99f76 target-arm: Fix TTBR selecting logic on AArch32 Stage 2 translation by Sergey Sorokin · 9 years ago
  3. 78f1edb target-arm: Don't try to set ESR IL bit in arm_cpu_do_interrupt_aarch64() by Peter Maydell · 9 years ago
  4. 04ce861 target-arm: Set IL bit in syndromes for insn abort, watchpoint, swstep by Peter Maydell · 9 years ago
  5. aaa1f95 target-arm: A64: Create Instruction Syndromes for Data Aborts by Edgar E. Iglesias · 9 years ago
  6. 2a5a9ab target-arm: Add the HSTR_EL2 register by Alistair Francis · 9 years ago
  7. 63c9155 cpu: move exec-all.h inclusion out of cpu.h by Paolo Bonzini · 9 years ago
  8. 03dd024 hw: explicitly include qemu/log.h by Paolo Bonzini · 9 years ago
  9. 27a7ea8 arm: move arm_log_exception into .c file by Paolo Bonzini · 9 years ago
  10. 33c1187 qemu-common: push cpu.h inclusion out of qemu-common.h by Paolo Bonzini · 9 years ago
  11. 1e00b8d hw: move CPU state serialization to migration/cpu.h by Paolo Bonzini · 9 years ago
  12. 74e7556 target-arm: make cpu-qom.h not target specific by Paolo Bonzini · 9 years ago
  13. 347b1a5 cpu: make cpu-qom.h only include-able from cpu.h by Paolo Bonzini · 9 years ago
  14. 90aa39a tcg: Allow goto_tb to any target PC in user mode by Sergey Fedorov · 9 years ago
  15. 5b053a4 tcg: Clean up direct block chaining safety checks by Sergey Fedorov · 9 years ago
  16. 89fee74 tb: consistently use uint32_t for tb->flags by Emilio G. Cota · 9 years ago
  17. 6459b94 target-arm: Avoid unnecessary TLB flush on TCR_EL2, TCR_EL3 writes by Peter Maydell · 9 years ago
  18. 825482a ARM: Factor out ARM on/off PSCI control functions by Jean-Christophe DUBOIS · 9 years ago
  19. cd69452 target-arm/translate-a64.c: Unify some of the ldst_reg decoding by Edgar E. Iglesias · 9 years ago
  20. 026a19c target-arm/translate-a64.c: Use extract32 in disas_ldst_reg_imm9 by Edgar E. Iglesias · 9 years ago
  21. 094d028 target-arm: Split data abort syndrome generator by Peter Maydell · 9 years ago
  22. dddb522 target-arm: Fix descriptor address masking in ARM address translation by Sergey Sorokin · 9 years ago
  23. dfda683 target-arm: Stage 2 permission fault was fixed in AArch32 state by Sergey Sorokin · 9 years ago
  24. bf06c11 target-arm: Make the 64-bit version of VTCR do the migration by Peter Maydell · 9 years ago
  25. 094a7d0 target-arm: Remove incorrect ALIAS tags from ESR_EL2 and ESR_EL3 by Peter Maydell · 9 years ago
  26. e24fdd2 target-arm: Correctly reset SCTLR_EL3 for 64-bit CPUs by Peter Maydell · 9 years ago
  27. db31e49 arm: implement query-gic-capabilities by Peter Xu · 9 years ago
  28. 2f340e9 arm: enhance kvm_arm_create_scratch_host_vcpu by Peter Xu · 9 years ago
  29. ae50a77 arm: qmp: add query-gic-capabilities interface by Peter Xu · 9 years ago
  30. 0648607 target-arm: dfilter support for in_asm by Alex Bennée · 9 years ago
  31. f348b6d util: move declarations out of qemu-common.h by Veronia Bahaa · 9 years ago
  32. da34e65 include/qemu/osdep.h: Don't include qapi/error.h by Markus Armbruster · 9 years ago
  33. 1b4093e target-arm: Fix translation level on early translation faults by Sergey Sorokin · 9 years ago
  34. 8bfd055 target-arm: Implement MRS (banked) and MSR (banked) instructions by Peter Maydell · 9 years ago
  35. ba63cf4 target-arm: Only trap SRS from S-EL1 if specified mode is MON by Ralf-Philipp Weinmann · 9 years ago
  36. e334bd3 target-arm: implement BE32 mode in system emulation by Paolo Bonzini · 9 years ago
  37. 9886ecd target-arm: implement setend by Paolo Bonzini · 9 years ago
  38. 91cca2c target-arm: introduce tbflag for endianness by Peter Crosthwaite · 9 years ago
  39. aa6489d target-arm: a64: Add endianness support by Peter Crosthwaite · 9 years ago
  40. dacf0a2 target-arm: introduce disas flag for endianness by Paolo Bonzini · 9 years ago
  41. 12dcc32 target-arm: pass DisasContext to gen_aa32_ld*/st* by Paolo Bonzini · 9 years ago
  42. 73462dd target-arm: implement SCTLR.EE by Peter Crosthwaite · 9 years ago
  43. c3ae85f linux-user: arm: handle CPSR.E correctly in strex emulation by Paolo Bonzini · 9 years ago
  44. b2e62d9 arm: cpu: handle BE32 user-mode as BE by Peter Crosthwaite · 9 years ago
  45. ed50ff7 target-arm: cpu: Move cpu_is_big_endian to header by Peter Crosthwaite · 9 years ago
  46. f9fd40e target-arm: implement SCTLR.B, drop bswap_code by Paolo Bonzini · 9 years ago
  47. 8c4f0eb target-arm: Correct handling of writes to CPSR mode bits from gdb in usermode by Peter Maydell · 9 years ago
  48. 1bcea73 tcg: Add type for vCPU pointers by Lluís Vilanova · 9 years ago
  49. e20d84c target-arm: Make reserved ranges in ID_AA64* spaces RAZ, not UNDEF by Peter Maydell · 9 years ago
  50. d44ec15 target-arm: Mark CNTHP_TVAL_EL2 as ARM_CP_NO_RAW by Edgar E. Iglesias · 9 years ago
  51. 1fce1ba target-arm: Implement MDCR_EL3.TPM and MDCR_EL2.TPM traps by Peter Maydell · 9 years ago
  52. a8d64e7 target-arm: Fix handling of SDCR for 32-bit code by Peter Maydell · 9 years ago
  53. 10eacda target-arm: Make Monitor->NS PL1 mode changes illegal if HCR.TGE is 1 by Peter Maydell · 9 years ago
  54. af393ff target-arm: Make mode switches from Hyp via CPS and MRS illegal by Peter Maydell · 9 years ago
  55. 81907a5 target-arm: In v8, make illegal AArch32 mode changes set PSTATE.IL by Peter Maydell · 9 years ago
  56. 58ae2d1 target-arm: Forbid mode switch to Mon from Secure EL1 by Peter Maydell · 9 years ago
  57. e6c8fc0 target-arm: Add Hyp mode checks to bad_mode_switch() by Peter Maydell · 9 years ago
  58. 52ff951 target-arm: Add comment about not implementing NSACR.RFR by Peter Maydell · 9 years ago
  59. cb01d39 target-arm: In cpsr_write() ignore mode switches from User mode by Peter Maydell · 9 years ago
  60. f8c88bb target-arm: Raw CPSR writes should skip checks and bank switching by Peter Maydell · 9 years ago
  61. 50866ba target-arm: Add write_type argument to cpsr_write() by Peter Maydell · 9 years ago
  62. 235ea1f target-arm: Give CPSR setting on 32-bit exception return its own helper by Peter Maydell · 9 years ago
  63. 30456d5 all: Clean up includes by Peter Maydell · 9 years ago
  64. 8a83ffc target-arm: Add PMUSERENR_EL0 register by Alistair Francis · 9 years ago
  65. 978364f target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers by Alistair Francis · 9 years ago
  66. 4054bfa target-arm: Add the pmceid0 and pmceid1 registers by Alistair Francis · 9 years ago
  67. f01377f target-arm: UNDEF in the UNPREDICTABLE SRS-from-System case by Peter Maydell · 9 years ago
  68. d86d57d target-arm: Combine user-only and softmmu get/set_r13_banked() by Peter Maydell · 9 years ago
  69. c766568 target-arm: Move bank_number() into internals.h by Peter Maydell · 9 years ago
  70. 72309ce target-arm: Move get/set_r13_banked() to op_helper.c by Peter Maydell · 9 years ago
  71. cbc0326 target-arm: Clean up trap/undef handling of SRS by Peter Maydell · 9 years ago
  72. f2cae60 target-arm: Report correct syndrome for FPEXC32_EL2 traps by Peter Maydell · 9 years ago
  73. d6c8cf8 target-arm: Implement MDCR_EL3.TDA and MDCR_EL2.TDA traps by Peter Maydell · 9 years ago
  74. 91b0a23 target-arm: Implement MDCR_EL2.TDRA traps by Peter Maydell · 9 years ago
  75. 187f678 target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA traps by Peter Maydell · 9 years ago
  76. f096e92 target-arm: Fix handling of SCR.SMD by Peter Maydell · 9 years ago
  77. 7550267 target-arm: correct CNTFRQ access rights by Peter Maydell · 9 years ago
  78. 3826121 target-arm: Implement checking of fired watchpoint by Sergey Fedorov · 9 years ago
  79. 7d197d2 target-arm: Fix IL bit reported for Thumb VFP and Neon traps by Peter Maydell · 9 years ago
  80. 4df3225 target-arm: Fix IL bit reported for Thumb coprocessor traps by Peter Maydell · 9 years ago
  81. fc05f4a target-arm: Correct misleading 'is_thumb' syn_* parameter names by Peter Maydell · 9 years ago
  82. 3ad901b target-arm: Enable EL3 for Cortex-A53 and Cortex-A57 by Peter Maydell · 9 years ago
  83. 2f027fc target-arm: Implement NSACR trapping behaviour by Peter Maydell · 9 years ago
  84. 3f208fd target-arm: Add isread parameter to CPAccessFns by Peter Maydell · 9 years ago
  85. 533e93f target-arm: Update arm_generate_debug_exceptions() to handle EL2/EL3 by Peter Maydell · 9 years ago
  86. efe4a27 target-arm: Use access_trap_aa32s_el1() for SCR and MVBAR by Peter Maydell · 9 years ago
  87. 5513c3a target-arm: Implement MDCR_EL3 and SDCR by Peter Maydell · 9 years ago
  88. 6b7f0b6 target-arm: Fix typo in comment in arm_is_secure_below_el3() by Peter Maydell · 9 years ago
  89. e1ccc05 tcg: Change tcg_global_mem_new_* to take a TCGv_ptr by Richard Henderson · 11 years ago
  90. 2015770 tcg: Remove lingering references to gen_opc_buf by Richard Henderson · 9 years ago
  91. 071aacc Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20160203' into staging by Peter Maydell · 9 years ago
  92. 3c2f7bb target-arm: Don't report presence of EL2 if it doesn't exist by Peter Maydell · 9 years ago
  93. 3526423 target-arm: Implement the S2 MMU inputsize > pamax check by Edgar E. Iglesias · 9 years ago
  94. a0e966c target-arm: Rename check_s2_startlevel to check_s2_mmu_setup by Edgar E. Iglesias · 9 years ago
  95. 98d68ec target-arm: Apply S2 MMU startlevel table size check to AArch64 by Edgar E. Iglesias · 9 years ago
  96. 6a43e0b target-arm: Make various system registers visible to EL3 by Peter Maydell · 9 years ago
  97. 508127e log: do not unnecessarily include qom/cpu.h by Paolo Bonzini · 9 years ago
  98. 8ef94f0 arm: Clean up includes by Peter Maydell · 9 years ago
  99. b3820e6 gdb: provide the name of the architecture in the target.xml by David Hildenbrand · 9 years ago
  100. 03fbf20 target-arm: Implement FPEXC32_EL2 system register by Peter Maydell · 9 years ago