Google Git
Sign in
qemu / qemu / df18c04edf57b55737ed5125bffe71a8196938a0 / target / microblaze
  1. 14776ab tcg: TCGMemOp is now accelerator independent MemOp by Tony Nguyen · 6 years ago
  2. f3b8f18 Merge remote-tracking branch 'remotes/armbru/tags/pull-monitor-2019-08-21' into staging by Peter Maydell · 6 years ago
  3. 2e5b09f hw/core: Move cpu.c, cpu.h from qom/ to hw/core/ by Markus Armbruster · 6 years ago
  4. 9e9b10c icount: remove unnecessary gen_io_end calls by Pavel Dovgalyuk · 6 years ago
  5. 5f8ab00 targets (various): use softfloat-helpers.h where we can by Alex Bennée · 6 years ago
  6. f91005e Supply missing header guards by Markus Armbruster · 6 years ago
  7. a8d2532 Include qemu-common.h exactly where needed by Markus Armbruster · 6 years ago
  8. 0b8fa32 Include qemu/module.h where needed, drop it from qemu-common.h by Markus Armbruster · 6 years ago
  9. e8b5fae cpu: Remove CPU_COMMON by Richard Henderson · 6 years ago
  10. 5b146dc cpu: Introduce CPUNegativeOffsetState by Richard Henderson · 6 years ago
  11. 7506ed9 cpu: Introduce cpu_set_cpustate_pointers by Richard Henderson · 6 years ago
  12. 677c4d6 cpu: Move ENV_OFFSET to exec/gen-icount.h by Richard Henderson · 6 years ago
  13. f5c7e93 target/microblaze: Use env_cpu, env_archcpu by Richard Henderson · 6 years ago
  14. 29a0af6 cpu: Replace ENV_GET_CPU with env_cpu by Richard Henderson · 6 years ago
  15. 2161a61 cpu: Define ArchCPU by Richard Henderson · 6 years ago
  16. 4f7c64b cpu: Define CPUArchState with typedef by Richard Henderson · 6 years ago
  17. 74433bf tcg: Split out target/arch/cpu-param.h by Richard Henderson · 6 years ago
  18. c319dc1 tcg: Use CPUClass::tlb_fill in cputlb.c by Richard Henderson · 6 years ago
  19. f429d60 target/microblaze: Convert to CPUClass::tlb_fill by Richard Henderson · 6 years ago
  20. 8b86d6d tcg: Hoist max_insns computation to tb_gen_code by Richard Henderson · 6 years ago
  21. 90c84c5 qom/cpu: Simplify how CPUClass:cpu_dump_state() prints by Markus Armbruster · 6 years ago
  22. 2867a96 target/microblaze: Add props enabling exceptions on failed bus accesses by Edgar E. Iglesias · 6 years ago
  23. bdff812 target/microblaze: Switch to transaction_failed hook by Peter Maydell · 6 years ago
  24. 462c254 target-microblaze: Rework NOP/zero instruction handling by Edgar E. Iglesias · 7 years ago
  25. 643fbf0 target-microblaze: mmu: Correct masking of output addresses by Edgar E. Iglesias · 7 years ago
  26. 07ea28b tcg: Pass tb and index to tcg_gen_exit_tb separately by Richard Henderson · 7 years ago
  27. d10367e target-microblaze: Consolidate MMU enabled checks by Edgar E. Iglesias · 7 years ago
  28. 923ce2e target-microblaze: cpu_mmu_index: Fixup indentation by Edgar E. Iglesias · 7 years ago
  29. e956caf target-microblaze: Use tcg_gen_movcond in eval_cond_jmp by Edgar E. Iglesias · 7 years ago
  30. 43d318b target-microblaze: Convert env_btarget to i64 by Edgar E. Iglesias · 7 years ago
  31. 9e6e182 target-microblaze: Remove argument b in eval_cc() by Edgar E. Iglesias · 7 years ago
  32. d89b86e target-microblaze: Use table based condition-codes conversion by Edgar E. Iglesias · 7 years ago
  33. 75c9ddc target-microblaze: mmu: Cleanup debug log messages by Edgar E. Iglesias · 7 years ago
  34. f7a66e3 target-microblaze: Simplify address computation using tcg_gen_addi_i32() by Edgar E. Iglesias · 7 years ago
  35. 25ec2fd target-microblaze: Allow address sizes between 32 and 64 bits by Edgar E. Iglesias · 7 years ago
  36. f0f7e7f target-microblaze: Add support for extended access to TLBLO by Edgar E. Iglesias · 7 years ago
  37. 05a9a65 target-microblaze: dec_msr: Plug a temp leak by Edgar E. Iglesias · 7 years ago
  38. 3924a9a target-microblaze: mmu: Add a configurable output address mask by Edgar E. Iglesias · 7 years ago
  39. d2f004c target-microblaze: mmu: Prepare for 64-bit addresses by Edgar E. Iglesias · 7 years ago
  40. 9671653 target-microblaze: mmu: Remove unused register state by Edgar E. Iglesias · 7 years ago
  41. a2207b5 target-microblaze: mmu: Add R_TBLX_MISS macros by Edgar E. Iglesias · 7 years ago
  42. a1b48e3 target-microblaze: Implement MFSE EAR by Edgar E. Iglesias · 7 years ago
  43. d248e1b target-microblaze: Add Extended Addressing by Edgar E. Iglesias · 7 years ago
  44. be73ef6 target-microblaze: Setup for 64bit addressing by Edgar E. Iglesias · 7 years ago
  45. 0a22f8c target-microblaze: Make special registers 64-bit by Edgar E. Iglesias · 7 years ago
  46. ab6dd38 target-microblaze: dec_msr: Fix MTS to FSR by Edgar E. Iglesias · 7 years ago
  47. 351527b target-microblaze: dec_msr: Reuse more code when reg-decoding by Edgar E. Iglesias · 7 years ago
  48. 2023e9a target-microblaze: dec_msr: Use bool and extract32 by Edgar E. Iglesias · 7 years ago
  49. 9ba8cd4 target-microblaze: Break out trap_illegal() by Edgar E. Iglesias · 7 years ago
  50. bdfc1e8 target-microblaze: Break out trap_userspace() by Edgar E. Iglesias · 7 years ago
  51. 0031eef target-microblaze: Name special registers we support by Edgar E. Iglesias · 7 years ago
  52. 403322e target-microblaze: Use TCGv for load/store addresses by Edgar E. Iglesias · 7 years ago
  53. 0a87e69 target-microblaze: Remove pointer indirection for ld/st addresses by Edgar E. Iglesias · 7 years ago
  54. 0dc4af5 target-microblaze: Make compute_ldst_addr always use a temp by Edgar E. Iglesias · 7 years ago
  55. a2de5ca target-microblaze: Bypass MMU with MMU_NOMMU_IDX by Edgar E. Iglesias · 7 years ago
  56. 9e50a92 target-microblaze: Conditionalize setting of PVR11_USE_MMU by Edgar E. Iglesias · 7 years ago
  57. a17f7c0 target-microblaze: Remove USE_MMU PVR checks by Edgar E. Iglesias · 7 years ago
  58. cfeea80 target-microblaze: Tighten up TCGv_i32 vs TCGv type usage by Edgar E. Iglesias · 7 years ago
  59. c56911a target-microblaze: Correct the PVR array size by Edgar E. Iglesias · 7 years ago
  60. 5c594ef target-microblaze: Correct special register array sizes by Edgar E. Iglesias · 7 years ago
  61. 4c8ac10 target-microblaze: Fallback to our latest CPU version by Edgar E. Iglesias · 7 years ago
  62. 0e9033c target-microblaze: compute_ldst_addr: Use bool instead of int by Edgar E. Iglesias · 7 years ago
  63. b51b3d4 target-microblaze: dec_store: Use bool instead of unsigned int by Edgar E. Iglesias · 7 years ago
  64. 8534063 target-microblaze: dec_load: Use bool instead of unsigned int by Edgar E. Iglesias · 7 years ago
  65. 5637152 target/microblaze: avoid integer overflow in next_page PC check by Emilio G. Cota · 7 years ago
  66. fce6a8e target-microblaze: mmu: Make the TLBX MISS bit read-only by Edgar E. Iglesias · 7 years ago
  67. bd9e660 target-microblaze: mmu: Make TLBSX write-only by Edgar E. Iglesias · 7 years ago
  68. df1e528 target-microblaze: Don't clobber the IMM reg for ld/st reversed by Edgar E. Iglesias · 7 years ago
  69. 5153bb8 target-microblaze: Fix trap checks for FPU insns by Edgar E. Iglesias · 7 years ago
  70. 59b1a90 target-microblaze: Respect MSR.PVR as read-only by Edgar E. Iglesias · 7 years ago
  71. 3f71e72 cpu: get rid of unused cpu_init() defines by Igor Mammedov · 7 years ago
  72. 0dacec8 cpu: add CPU_RESOLVING_TYPE macro by Igor Mammedov · 7 years ago
  73. 24f91e8 target/*/cpu.h: remove softfloat.h by Alex Bennée · 7 years ago
  74. bf85388 qdev: use device_class_set_parent_realize/unrealize/reset() by Philippe Mathieu-Daudé · 7 years ago
  75. 98670d4 accel/tcg: add size paremeter in tlb_fill() by Laurent Vivier · 7 years ago
  76. 15fa08f tcg: Dynamically allocate TCGOps by Richard Henderson · 7 years ago
  77. 65255e8 target/*helper: don't check retaddr before calling cpu_restore_state by Alex Bennée · 7 years ago
  78. 6e6430a Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging by Peter Maydell · 7 years ago
  79. 1d48474 disas: Remove unused flags arguments by Richard Henderson · 7 years ago
  80. 1c2adb9 tcg: Initialize cpu_env generically by Richard Henderson · 7 years ago
  81. b1311c4 tcg: define tcg_init_ctx and make tcg_ctx a pointer by Emilio G. Cota · 8 years ago
  82. c5a49c6 tcg: convert tb->cflags reads to tb_cflags(tb) by Emilio G. Cota · 8 years ago
  83. 55c3cee qom: Introduce CPUClass.tcg_initialize by Richard Henderson · 7 years ago
  84. 77fc6f5 target: [tcg] Use a generic enum for DISAS_ values by Lluís Vilanova · 8 years ago
  85. 98aca24 microblaze: replace cpu_mb_init() with cpu_generic_init() by Igor Mammedov · 8 years ago
  86. 9c489ea tcg: Pass generic CPUState to gen_intermediate_code() by Lluís Vilanova · 8 years ago
  87. feac83a target-microblaze: Add CPU version 10.0 by Edgar E. Iglesias · 8 years ago
  88. d09b258 target-microblaze: dec_barrel: Add BSIFI by Edgar E. Iglesias · 8 years ago
  89. faa48d7 target-microblaze: dec_barrel: Add BSEFI by Edgar E. Iglesias · 9 years ago
  90. 5c8f44b target-microblaze: dec_barrel: Plug TCG temp leak by Edgar E. Iglesias · 9 years ago
  91. 2acf6d5 target-microblaze: dec_barrel: Add braces around if-statements by Edgar E. Iglesias · 9 years ago
  92. e3e8498 target-microblaze: dec_barrel: Use extract32 by Edgar E. Iglesias · 9 years ago
  93. bc54e71 target-microblaze: dec_barrel: Use bool instead of unsigned int by Edgar E. Iglesias · 9 years ago
  94. 8fc5239 target-microblaze: Introduce a use-pcmp-instr property by Edgar E. Iglesias · 8 years ago
  95. 5683750 target-microblaze: Introduce a use-msr-instr property by Edgar E. Iglesias · 8 years ago
  96. 9b96431 target-microblaze: Introduce a use-hw-mul property by Edgar E. Iglesias · 8 years ago
  97. 47709e4 target-microblaze: Introduce a use-div property by Edgar E. Iglesias · 8 years ago
  98. 7faa66a target-microblaze: Introduce a use-barrel property by Edgar E. Iglesias · 8 years ago
  99. d79fcbc target-microblaze: Add CPU versions 9.4, 9.5 and 9.6 by Edgar E. Iglesias · 8 years ago
  100. 3e92250 target-microblaze: Don't hard code 0xb as initial MB version by Edgar E. Iglesias · 8 years ago