Google Git
Sign in
qemu / qemu / b3d4ef83485f31e5fc20bbc7a17c6712b0f903dd / target / microblaze / mmu.c
  1. 74781c0 exec/cpu: Extract page-protection definitions to page-protection.h by Philippe Mathieu-Daudé · 1 year, 4 months ago
  2. 3b91614 include/exec: Change cpu_mmu_index argument to CPUState by Richard Henderson · 1 year, 2 months ago
  3. cd61748 exec/exec-all: Move 'qemu/log.h' include in units requiring it by Philippe Mathieu-Daudé · 3 years, 2 months ago
  4. 671a0a1 target/microblaze: use MMUAccessType instead of int in mmu_translate by Joe Komlodi · 4 years, 2 months ago
  5. f25c7ca target/microblaze: Fix possible array out of bounds in mmu_write() by AlexChen · 4 years, 5 months ago
  6. ee45203 microblaze tcg cpus: Fix Lesser GPL version number by Chetan Pant · 4 years, 5 months ago
  7. de73ee1 target/microblaze: Move mmu parameters to MicroBlazeCPUConfig by Richard Henderson · 4 years, 7 months ago
  8. 8ce97bc target/microblaze: Rename mmu structs by Richard Henderson · 4 years, 7 months ago
  9. 0f96e96 target/microblaze: Fix width of PC and BTARGET by Richard Henderson · 4 years, 7 months ago
  10. 76e8187 target/microblaze: Split out PC from env->sregs by Richard Henderson · 4 years, 7 months ago
  11. f5c7e93 target/microblaze: Use env_cpu, env_archcpu by Richard Henderson · 6 years ago
  12. 643fbf0 target-microblaze: mmu: Correct masking of output addresses by Edgar E. Iglesias · 7 years ago
  13. 75c9ddc target-microblaze: mmu: Cleanup debug log messages by Edgar E. Iglesias · 7 years ago
  14. f0f7e7f target-microblaze: Add support for extended access to TLBLO by Edgar E. Iglesias · 7 years ago
  15. 3924a9a target-microblaze: mmu: Add a configurable output address mask by Edgar E. Iglesias · 7 years ago
  16. d2f004c target-microblaze: mmu: Prepare for 64-bit addresses by Edgar E. Iglesias · 7 years ago
  17. 9671653 target-microblaze: mmu: Remove unused register state by Edgar E. Iglesias · 7 years ago
  18. a2207b5 target-microblaze: mmu: Add R_TBLX_MISS macros by Edgar E. Iglesias · 7 years ago
  19. 0a22f8c target-microblaze: Make special registers 64-bit by Edgar E. Iglesias · 7 years ago
  20. fce6a8e target-microblaze: mmu: Make the TLBX MISS bit read-only by Edgar E. Iglesias · 7 years ago
  21. bd9e660 target-microblaze: mmu: Make TLBSX write-only by Edgar E. Iglesias · 7 years ago
  22. d10eb08 cputlb: drop flush_global flag from tlb_flush by Alex Bennée · 8 years ago
  23. fcf5ef2 Move target-* CPU file into a target/ folder by Thomas Huth · 8 years ago[Renamed from target-microblaze/mmu.c]
  24. 82ecffa Open 2.9 development tree by Stefan Hajnoczi · 8 years ago