Sign in
qemu
/
qemu
/
7a5bd53d09b1fb42376388ee703dc81be6994baa
/
target
/
openrisc
/
machine.c
f4d1414
target/openrisc: Support non-busy idle state using PMR SPR
by Stafford Horne
· 8 years ago
acf5759
target/openrisc: Implement full vmstate serialization
by Stafford Horne
· 8 years ago
d89e71e
target/openrisc: implement shadow registers
by Stafford Horne
· 8 years ago
24c3285
target/openrisc: Tidy ppc/npc implementation
by Richard Henderson
· 9 years ago
6f7332b
target/openrisc: Represent MACHI:MACLO as a single unit
by Richard Henderson
· 10 years ago
84775c4
target/openrisc: Keep SR_F in a separate variable
by Richard Henderson
· 10 years ago
930c3d0
target/openrisc: Implement lwa, swa
by Richard Henderson
· 10 years ago
fcf5ef2
Move target-* CPU file into a target/ folder
by Thomas Huth
· 8 years ago
[Renamed from target-openrisc/machine.c]
82ecffa
Open 2.9 development tree
by Stefan Hajnoczi
· 8 years ago