Google Git
Sign in
qemu / qemu / 641381c1fcd66ea8de07ecfcd733089da26cbba9 / target-tricore / helper.h
  1. 9371557 target-tricore: add RR_DIV and RR_DIV_U instructions of the v1.6 ISA by Bastian Koppelmann · 10 years ago
  2. e5c96c8 target-tricore: add RR_CRC32 instruction of the v1.6.1 ISA by Bastian Koppelmann · 10 years ago
  3. b724b01 target-tricore: Add instructions of SYS opcode format by Bastian Koppelmann · 10 years ago
  4. 068fac7 target-tricore: Add instructions of RRR1 opcode format, which have 0xe3 as first opcode by Bastian Koppelmann · 10 years ago
  5. 62e47b2 target-tricore: Add instructions of RRR1 opcode format, which have 0x63 as first opcode by Bastian Koppelmann · 10 years ago
  6. f4aef47 target-tricore: Add instructions of RRR1 opcode format, which have 0xa3 as first opcode by Bastian Koppelmann · 10 years ago
  7. bebe80f target-tricore: Add instructions of RRR1 opcode format, which have 0xc3 as first opcode by Bastian Koppelmann · 10 years ago
  8. b00aa8e target-tricore: Add instructions of RRR1 opcode format, which have 0x43 as first opcode by Bastian Koppelmann · 10 years ago
  9. 2e430e1 target-tricore: Add instructions of RRR1 opcode format, which have 0x83 as first opcode by Bastian Koppelmann · 10 years ago
  10. 0953225 target-tricore: Add instructions of RRR opcode format by Bastian Koppelmann · 10 years ago
  11. 9655b93 target-tricore: Add instructions of RR1 opcode format, that have 0xb3 as first opcode by Bastian Koppelmann · 10 years ago
  12. e2bed10 target-tricore: Add instructions of RR opcode format, that have 0x4b as the first opcode by Bastian Koppelmann · 10 years ago
  13. 0b79a78 target-tricore: Add instructions of RR opcode format, that have 0xf as the first opcode by Bastian Koppelmann · 10 years ago
  14. d5de783 target-tricore: Add instructions of RR opcode format, that have 0xb as the first opcode by Bastian Koppelmann · 10 years ago
  15. 328f1f0 target-tricore: Add instructions of RCR opcode format by Bastian Koppelmann · 10 years ago
  16. 2b2f7d9 target-tricore: Add instructions of RLC opcode format by Bastian Koppelmann · 10 years ago
  17. 0974257 target-tricore: Add instructions of RC opcode format by Bastian Koppelmann · 10 years ago
  18. 3a16ecb target-tricore: Add instructions of BO opcode format by Bastian Koppelmann · 10 years ago
  19. 59543d4 target-tricore: Add instructions of ABS, ABSB opcode format by Bastian Koppelmann · 10 years ago
  20. 44ea343 target-tricore: Add instructions of SR opcode format by Bastian Koppelmann · 11 years ago
  21. 5de9351 target-tricore: Add instructions of SC opcode format by Bastian Koppelmann · 11 years ago
  22. 9a31922 target-tricore: Add instructions of SB opcode format by Bastian Koppelmann · 11 years ago
  23. 2692802 target-tricore: Add instructions of SRR opcode format by Bastian Koppelmann · 11 years ago
  24. 0707ec1 target-tricore: Add instructions of SRC opcode format by Bastian Koppelmann · 11 years ago
  25. 48e06fe target-tricore: Add target stubs and qom-cpu by Bastian Koppelmann · 11 years ago