Google Git
Sign in
qemu / qemu / 5ac1fad324d869ab6971256aa56188ebac784e46 / tcg
  1. 4e6f6d4 ARM back-end: Fix encode_imm by Laurent Desnogues · 16 years ago
  2. 94953e6 ARM back-end: Handle all possible immediates for ALU ops by Laurent Desnogues · 16 years ago
  3. f878d2d ARM back-end: Add TCG not by Laurent Desnogues · 16 years ago
  4. e2542fe rename WORDS_BIGENDIAN to HOST_WORDS_BIGENDIAN by Juan Quintela · 16 years ago
  5. 092c73e rename DEBUG_TCG to CONFIG_DEBUG_TCG by Juan Quintela · 16 years ago
  6. dfe5fff change HOST_SOLARIS to CONFIG_SOLARIS{_VERSION} by Juan Quintela · 16 years ago
  7. 871e6c3 Fix CONFIG_PROFILER by Blue Swirl · 16 years ago
  8. a71836d Fix rbase initialization by malc · 16 years ago
  9. cb4e581 this patch improves the ARM back-end in the following way: by Laurent Desnogues · 16 years ago
  10. d9885a0 tcg: Fix tcg_gen_rotr_i64 by Aurelien Jarno · 16 years ago
  11. f6548c0 PPC 32/64 GUEST_BASE support by malc · 16 years ago
  12. 4f4a67a Fix LHZX opcode value by malc · 16 years ago
  13. adea819 Userspace guest address offsetting by Juan Quintela · 16 years ago
  14. 379f669 Userspace guest address offsetting by Paul Brook · 16 years ago
  15. 2d69f35 ARM host fixes by Paul Brook · 16 years ago
  16. 5561650 Include assert.h from qemu-common.h by Paul Brook · 16 years ago
  17. cca8298 tcg: make sure NDEBUG is defined before including <assert.h> by aurel32 · 16 years ago
  18. f839394 Add a --enable-debug-tcg option to configure by aurel32 · 16 years ago
  19. 2ffebe2 Remove reserved registers from tcg_target_reg_alloc_order by malc · 16 years ago
  20. 9de187a Whack [LS]MW by malc · 16 years ago
  21. e23f2f3 Remove reserved registers from tcg_target_reg_alloc_order by malc · 16 years ago
  22. 3e00b3f tcg/tcg.h: fix a few typos by aurel32 · 16 years ago
  23. b9c18f5 tcg: add a CONST flag to TCG helpers by aurel32 · 16 years ago
  24. 34d5a9f tcg: improve comment about pure functions by aurel32 · 16 years ago
  25. 79d342d tcg/x86_64: optimize register allocation order by aurel32 · 16 years ago
  26. 1da92db Fix branches and TLB matches for 64 bit targets by blueswir1 · 16 years ago
  27. f843e52 Allocate space for static call args, increase stack frame size on Sparc64 by blueswir1 · 16 years ago
  28. 864951a tcg: fix _tl aliases for divu/remu by aurel32 · 16 years ago
  29. ab36421 tcg: add _tl aliases for div/divu/rem/remu by aurel32 · 16 years ago
  30. 604457d tcg/README: fix description of bswap32_i32/i64 by aurel32 · 16 years ago
  31. 86dbdd4 tcg/x86_64: add bswap16_i{32,64} and bswap32_i64 ops by aurel32 · 16 years ago
  32. 5d40cd6 tcg/x86: add bswap16_i32 ops by aurel32 · 16 years ago
  33. 4ad4ce1 tcg: update README wrt recent bswap changes by aurel32 · 16 years ago
  34. 911d79b tcg: add _tl aliases to bswap16/32/64 TCG ops by aurel32 · 16 years ago
  35. 9a5c57f tcg: add bswap16_i64 and bswap32_i64 TCG ops by aurel32 · 16 years ago
  36. dfa1a3f tcg: optimize tcg_gen_bswap16_i32 by aurel32 · 16 years ago
  37. 84aafb0 tcg: allow bswap16_i32 to be implemented by TCG backends by aurel32 · 16 years ago
  38. 66896cb tcg: rename bswap_i32/i64 functions by aurel32 · 16 years ago
  39. 0dd0dd5 tcg: move {not,neg}_i{32,64} definitions at the right place by aurel32 · 16 years ago
  40. e510508 tcg: fix commit r6805 by aurel32 · 16 years ago
  41. 419bafa tcg-arm: fix qemu_ld64 by aurel32 · 16 years ago
  42. 506bfcb tcg: update TODO by aurel32 · 16 years ago
  43. 9619376 tcg/x86: add not/neg/extu/bswap/rot i32 ops by aurel32 · 16 years ago
  44. 7fc8105 tcg: optimize logical operations by aurel32 · 16 years ago
  45. 43e860e Fix tcg after commit 6800 by aurel32 · 16 years ago
  46. fe75bcf tcg: use TCGV_EQUAL_I{32,64} by aurel32 · 16 years ago
  47. 44e6acb tcg: define TCGV_EQUAL_I{32,64} by aurel32 · 16 years ago
  48. c29d0de tcg: optimize nor(X, Y, Y), used on PPC for not(X, Y) by aurel32 · 16 years ago
  49. d260428 Implement TCG not ops for x86-64 by aurel32 · 16 years ago
  50. f31e937 tcg: don't define TCG rotation ops if they are not supported by aurel32 · 16 years ago
  51. d42f183 Implement TCG rotation ops for x86-64 by aurel32 · 16 years ago
  52. e63d7ab Prune unused TCG_AREGs by blueswir1 · 16 years ago
  53. 9e622b1 Sparse fixes: truncation by cast by blueswir1 · 16 years ago
  54. 9c22bc6 TCG: remove obsolete old_op_count profiler field by blueswir1 · 16 years ago
  55. 095271d Add missing r24..r26 to callee save registers by malc · 16 years ago
  56. eb2eb1d Add missing r24..r26 to calle save registers by malc · 16 years ago
  57. 2edd089 Add "static" by blueswir1 · 16 years ago
  58. a747723 Fix DEBUG_TCGV compile error. by aurel32 · 16 years ago
  59. 5db3ee7 R13 is reserved for small data area pointer by SVR4 PPC ABI by malc · 16 years ago
  60. 8fec2b8 global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost) by aliguori · 16 years ago
  61. 93fcfe3 Convert references to logfile/loglevel to use qemu_log*() macros by aliguori · 16 years ago
  62. e58ffeb Remove all traces of __powerpc__ by malc · 16 years ago
  63. 5d04f23 tcg: remove tcg_global_reg2_new_hack() by aurel32 · 16 years ago
  64. f53bca1 TCG: Fix documentation of qemu_ld/st ops by aurel32 · 16 years ago
  65. df9247b tcg_temp_local_new should take no parameter by aurel32 · 16 years ago
  66. b1503cd Use the ARRAY_SIZE() macro where appropriate. by malc · 16 years ago
  67. 3e9a474 tcg: kill two warnings by aurel32 · 16 years ago
  68. 9db3ba4 TCG x86/x86-64: use move with zero-extend for loads/stores by aurel32 · 16 years ago
  69. 1d6198c Remove unnecessary trailing newlines by blueswir1 · 16 years ago
  70. 7a3a514 Fix TARGET_LONG_BITS warning in TCG by blueswir1 · 16 years ago
  71. 902b3d5 Introduce and use cache-utils.[ch] by malc · 16 years ago
  72. aef3a28 Fix 64-bit targets compilation on ARM host. by balrog · 16 years ago
  73. 54604f7 Some cleanups after dyngen removal by aurel32 · 16 years ago
  74. 49516bc Some cleanups after dyngen removal by aurel32 · 16 years ago
  75. a810a2d Some fixes for TCG debugging by blueswir1 · 16 years ago
  76. 86e840e Remove a few dyngen and dyngen related code by aurel32 · 16 years ago
  77. 0c9c3a9 arm: Don't potentially overwrite input registers in add2, sub2. by balrog · 16 years ago
  78. fe33867 Don't rely on ARM tcg_out_goto() generating just a single insn. by balrog · 16 years ago
  79. 3233f0d Use libgcc __clear_cache to clean icache, when available. by balrog · 16 years ago
  80. ebd486d Fix alignment of 64bit args by malc · 16 years ago
  81. b29fe3e Preliminary AIX support by malc · 16 years ago
  82. a7812ae TCG variable type checking. by pbrook · 16 years ago
  83. 2946898 Rename misnamed BACK_CHAIN_OFFSET to LR_OFFSET by malc · 16 years ago
  84. 8421d9e Avoid compiler warning by malc · 16 years ago
  85. 828808f Fix alignment problem with some 64bit load/store instructions by malc · 16 years ago
  86. 0c5f3c8 Mention output overlaps. by pbrook · 16 years ago
  87. de3526b Fix rotri_i64 typo. by pbrook · 16 years ago
  88. 1582457 tcg-ops.h: add rotl/rotli and rotr/rotri TCG instructions by aurel32 · 16 years ago
  89. f02bb95 tcg-op.h: reorder _i64 instructions common to 32- and 64-bit targets by aurel32 · 16 years ago
  90. 10460c8 64-bit target subfi fix. by pbrook · 16 years ago
  91. 0045734 tcg-ops.h: add a subfi wrapper by aurel32 · 16 years ago
  92. 6359706 tcg-ops.h: _i64 TCG immediate instructions cleanup by aurel32 · 16 years ago
  93. b1d8e52 Fix undeclared symbol warnings from sparse by blueswir1 · 16 years ago
  94. bdffd4a TCG: add tcg_const_local_tl() by aurel32 · 16 years ago
  95. f24cb33 TCG: add logical operations found on alpha and powerpc processors by aurel32 · 16 years ago
  96. d4a9eb1 Add some missing static and const qualifiers, reg_names only used if NDEBUG set by blueswir1 · 16 years ago
  97. 3ee1b85 Optimize 64 bit bswap by malc · 16 years ago
  98. 88422e2 Fix tcg_gen_concat32_i64 on 64-bit hosts. by pbrook · 16 years ago
  99. f8edcba Avoid clobbering input register in qemu_ld64+bswap+useronly case by malc · 16 years ago
  100. 945ca82 Add concat32_i64 and concat_tl_i64 ops by blueswir1 · 16 years ago