Sign in
qemu
/
qemu
/
488cb996cd8d8eaa5ecfdc6ba5f6cbd23a13271b
/
target-openrisc
fdefe51
Emit debug_insn for CPU_LOG_TB_OP_OPT as well.
by Richard Henderson
· 12 years ago
d962783
target-or32: Add linux user support
by Jia Liu
· 13 years ago
4dd044c
target-or32: Add system instructions
by Jia Liu
· 13 years ago
99f575e
target-or32: Add timer support
by Jia Liu
· 13 years ago
dd29c7f
target-or32: Add PIC support
by Jia Liu
· 13 years ago
bbe418f
target-or32: Add instruction translation
by Jia Liu
· 13 years ago
5b56950
target-or32: Add float instruction helpers
by Jia Liu
· 13 years ago
e54a5af
target-or32: Add int instruction helpers
by Jia Liu
· 13 years ago
1d7d403
target-or32: Add exception support
by Jia Liu
· 13 years ago
b6a71ef
target-or32: Add interrupt support
by Jia Liu
· 13 years ago
726fe04
target-or32: Add MMU support
by Jia Liu
· 13 years ago
e67db06
target-or32: Add target stubs and QOM cpu
by Jia Liu
· 13 years ago