Google Git
Sign in
qemu / qemu / 337a03f07ff0f9e6295662f4094e03a045b60bdc / target / arm / helper.c
  1. 337a03f target/arm: Cache the Tagged bit for a page in MemTxAttrs by Richard Henderson · 4 years, 8 months ago
  2. 7e98e21 target/arm: Always pass cacheattr to get_phys_addr by Richard Henderson · 4 years, 8 months ago
  3. 3466933 target/arm: Set PSTATE.TCO on exception entry by Richard Henderson · 4 years, 8 months ago
  4. eb82116 target/arm: Implement data cache set allocation tags by Richard Henderson · 4 years, 8 months ago
  5. 149d3b3 target/arm: Add arm_tlb_bti_gp by Richard Henderson · 4 years, 8 months ago
  6. 38659d3 target/arm: Move regime_tcr to internals.h by Richard Henderson · 4 years, 8 months ago
  7. 9c7ab8f target/arm: Move regime_el to internals.h by Richard Henderson · 4 years, 8 months ago
  8. 5463df1 target/arm: Implement the access tag cache flushes by Richard Henderson · 4 years, 8 months ago
  9. 81ae05f target/arm: Add MTE bits to tb_flags by Richard Henderson · 4 years, 8 months ago
  10. 4b779ce target/arm: Add MTE system registers by Richard Henderson · 4 years, 8 months ago
  11. 8ddb300 target/arm: Add support for MTE to HCR_EL2 and SCR_EL3 by Richard Henderson · 4 years, 8 months ago
  12. f00faf1 target/arm: Add support for MTE to SCTLR_ELx by Richard Henderson · 4 years, 8 months ago
  13. 252e8c6 target/arm: Improve masking of SCR RES0 bits by Richard Henderson · 4 years, 8 months ago
  14. 4dfe59d memory: Rename memory_region_do_writeback -> memory_region_writeback by Philippe Mathieu-Daudé · 4 years, 10 months ago
  15. e24fd07 target-arm: kvm64: handle SIGBUS signal from kernel or KVM by Dongjiu Geng · 4 years, 10 months ago
  16. 93dd1e6 target/arm: Drop access_el3_aa32ns_aa64any() by Edgar E. Iglesias · 4 years, 10 months ago
  17. ce3125b target/arm: Implement ARMv8.2-TTS2UXN by Peter Maydell · 5 years ago
  18. ff7de2f target/arm: Add new 's1_is_el0' argument to get_phys_addr_lpae() by Peter Maydell · 5 years ago
  19. 59dff85 target/arm: Use enum constant in get_phys_addr_lpae() call by Peter Maydell · 5 years ago
  20. bf05340 target/arm: Don't use a TLB for ARMMMUIdx_Stage2 by Peter Maydell · 5 years ago
  21. 9fb005b target/arm: Restrict the Address Translate write operation to TCG accel by Philippe Mathieu-Daudé · 4 years, 11 months ago
  22. 07d1be3 target/arm: Remove obsolete TODO note from get_phys_addr_lpae() by Peter Maydell · 5 years ago
  23. f4e1dbc target/arm: PSTATE.PAN should not clear exec bits by Peter Maydell · 5 years ago
  24. 88828bf target/arm: fix incorrect current EL bug in aarch32 exception emulation by Changbin Du · 5 years ago
  25. ae1111d target/arm: Rearrange disabled check for watchpoints by Richard Henderson · 5 years ago
  26. 976b99b target/arm: don't bother with id_aa64pfr0_read for USER_ONLY by Alex Bennée · 5 years ago
  27. d12379c target/arm: generate xml description of our SVE registers by Alex Bennée · 5 years ago
  28. 32d6e32 target/arm: explicitly encode regnum in our XML by Alex Bennée · 5 years ago
  29. 448d4d1 target/arm: prepare for multiple dynamic XMLs by Alex Bennée · 5 years ago
  30. a010bdb gdbstub: extend GByteArray to read register helpers by Alex Bennée · 5 years ago
  31. 8b1ca58 target/arm: use gdb_get_reg helpers by Alex Bennée · 5 years ago
  32. cebfb64 target/arm: Check addresses for disabled regimes by Richard Henderson · 5 years ago
  33. 563152e target/arm: Fix some comment typos by Peter Maydell · 5 years ago
  34. 19717e9 target/arm: Recalculate hflags correctly after writes to CONTROL by Peter Maydell · 5 years ago
  35. fb901c9 target/arm: Optimize cpu_mmu_index by Richard Henderson · 5 years ago
  36. 3e270f6 target/arm: Replicate TBI/TBID bits for single range regimes by Richard Henderson · 5 years ago
  37. 30881b7 target/arm: Honor the HCR_EL2.TTLB bit by Richard Henderson · 5 years ago
  38. 38262d8 target/arm: Honor the HCR_EL2.TPU bit by Richard Henderson · 5 years ago
  39. 1bed4d2 target/arm: Honor the HCR_EL2.TPCP bit by Richard Henderson · 5 years ago
  40. 9960237 target/arm: Honor the HCR_EL2.TACR bit by Richard Henderson · 5 years ago
  41. 1803d27 target/arm: Honor the HCR_EL2.TSW bit by Richard Henderson · 5 years ago
  42. 8492921 target/arm: Honor the HCR_EL2.{TVM,TRVM} bits by Richard Henderson · 5 years ago
  43. 4990e1d target/arm: Improve masking in arm_hcr_el2_eff by Richard Henderson · 5 years ago
  44. d1fb4da target/arm: Improve masking of HCR/HCR2 RES0 bits by Richard Henderson · 5 years ago
  45. 41a4bf1 target/arm: Implement (trivially) ARMv8.2-TTCNP by Peter Maydell · 5 years ago
  46. 957e615 target/arm: Implement ARMv8.3-CCIDX by Peter Maydell · 5 years ago
  47. 7fbc6a4 target/arm: Add isar_feature_aa32_vfp_simd by Richard Henderson · 5 years ago
  48. a6627f5 target/arm: Use isar_feature_aa32_simd_r32 more places by Richard Henderson · 5 years ago
  49. f6287c2 target/arm: Correctly implement ACTLR2, HACTLR2 by Peter Maydell · 5 years ago
  50. 4036b7d target/arm: Use isar_feature function for testing AA32HPD feature by Peter Maydell · 5 years ago
  51. 1005401 target/arm: Test correct register in aa32_pan and aa32_ats1e1 checks by Peter Maydell · 5 years ago
  52. 62d96ff target/arm: Correct handling of PMCR_EL0.LC bit by Peter Maydell · 5 years ago
  53. a1ed04d target/arm: Correct definition of PMCRDP by Peter Maydell · 5 years ago
  54. 15dd1eb target/arm: Implement ARMv8.4-PMU extension by Peter Maydell · 5 years ago
  55. 0727f63 target/arm: Implement ARMv8.1-PMU extension by Peter Maydell · 5 years ago
  56. 4426d36 target/arm: Move DBGDIDR into ARMISARegisters by Peter Maydell · 5 years ago
  57. 88ce6c6 target/arm: Stop assuming DBGDIDR always exists by Peter Maydell · 5 years ago
  58. 2a609df target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checks by Peter Maydell · 5 years ago
  59. a617953 target/arm: Define an aa32_pmu_8_1 isar feature test function by Peter Maydell · 5 years ago
  60. ceb2744 target/arm: Add and use FIELD definitions for ID_AA64DFR0_EL1 by Peter Maydell · 5 years ago
  61. 24183fb target/arm: Factor out PMU register definitions by Peter Maydell · 5 years ago
  62. 22e5707 target/arm: Define and use any_predinv isar_feature test by Peter Maydell · 5 years ago
  63. f8af114 target/arm: Check aa32_pan in take_aarch32_exception(), not aa64_pan by Peter Maydell · 5 years ago
  64. 873b73c target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registers by Peter Maydell · 5 years ago
  65. b830a5e target/arm: Split out aa64_va_parameter_tbi, aa64_va_parameter_tbid by Richard Henderson · 5 years ago
  66. 03f2772 target/arm: Remove ttbr1_valid check from get_phys_addr_lpae by Richard Henderson · 5 years ago
  67. 71d1816 target/arm: Fix select for aa64_va_parameters_both by Richard Henderson · 5 years ago
  68. 7a8014a target/arm: Implement UAO semantics by Richard Henderson · 5 years ago
  69. 9eeb7a1 target/arm: Update MSR access to UAO by Richard Henderson · 5 years ago
  70. 64761e1 target/arm: Add ID_AA64MMFR2_EL1 by Richard Henderson · 5 years ago
  71. 04b07d2 target/arm: Implement ATS1E1 system registers by Richard Henderson · 5 years ago
  72. 4a2696c target/arm: Set PAN bit as required on exception entry by Richard Henderson · 5 years ago
  73. 81636b7 target/arm: Enforce PAN semantics in get_S1prot by Richard Henderson · 5 years ago
  74. 6641226 target/arm: Update arm_mmu_idx_el for PAN by Richard Henderson · 5 years ago
  75. 220f508 target/arm: Update MSR access for PAN by Richard Henderson · 5 years ago
  76. d8564ee target/arm: Move LOR regdefs to file scope by Richard Henderson · 5 years ago
  77. 452ef8c target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabled by Richard Henderson · 5 years ago
  78. fee7aa4 target/arm: Add arm_mmu_idx_is_stage1_of_2 by Richard Henderson · 5 years ago
  79. cb092fb target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE by Richard Henderson · 5 years ago
  80. cc28fc3 target/arm: Update get_a64_user_mem_index for VHE by Richard Henderson · 5 years ago
  81. c2ddb7c target/arm: Update {fp,sve}_exception_el for VHE by Richard Henderson · 5 years ago
  82. d1b3142 target/arm: Update arm_phys_excp_target_el for TGE by Richard Henderson · 5 years ago
  83. 85d0dc9 target/arm: Flush tlbs for E2&0 translation regime by Richard Henderson · 5 years ago
  84. d06dc93 target/arm: Flush tlb for ASID changes in EL2&0 translation regime by Richard Henderson · 5 years ago
  85. bb5972e target/arm: Add VHE timer register redirection and aliasing by Richard Henderson · 5 years ago
  86. e2cce18 target/arm: Add VHE system register redirection and aliasing by Richard Henderson · 5 years ago
  87. b4ecf60 target/arm: Update define_one_arm_cp_reg_with_opaque for VHE by Richard Henderson · 5 years ago
  88. 5bc8437 target/arm: Update timer access for VHE by Richard Henderson · 5 years ago
  89. 8c94b07 target/arm: Add the hypervisor virtual counter by Richard Henderson · 5 years ago
  90. 97475a8 target/arm: Update ctr_el0_access for EL2 by Richard Henderson · 5 years ago
  91. 4351cb7 target/arm: Update aa64_zva_access for EL2 by Richard Henderson · 5 years ago
  92. aaec143 target/arm: Update arm_sctlr for VHE by Richard Henderson · 5 years ago
  93. 6003d98 target/arm: Update arm_mmu_idx for VHE by Richard Henderson · 5 years ago
  94. 339370b target/arm: Add regime_has_2_ranges by Richard Henderson · 5 years ago
  95. b9f6033 target/arm: Reorganize ARMMMUIdx by Richard Henderson · 5 years ago
  96. 79cabf1 target/arm: Recover 4 bits from TBFLAGs by Richard Henderson · 5 years ago
  97. e013b74 target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2 by Richard Henderson · 5 years ago
  98. 127b2b0 target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3 by Richard Henderson · 5 years ago
  99. fba37ae target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01] by Richard Henderson · 5 years ago
  100. 2859d7b target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E* by Richard Henderson · 5 years ago