Google Git
Sign in
qemu / qemu / 12f0b68c82356e4dd24f2f0d370b21eb17f1f42e / target-arm
  1. 526d580 Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging by Peter Maydell · 9 years ago
  2. dc9f06c kvm: Pass PCI device pointer to MSI routing functions by Pavel Fedin · 9 years ago
  3. 5d98bf8 target-arm: Fix CPU breakpoint handling by Sergey Fedorov · 9 years ago
  4. e63a2d4 target-arm: Fix GDB breakpoint handling by Sergey Fedorov · 9 years ago
  5. 81669b8 target-arm: implement arm_debug_target_el() by Sergey Fedorov · 9 years ago
  6. 14cc7b5 target-arm: Add MDCR_EL2 by Sergey Fedorov · 9 years ago
  7. 1424ca8 target-arm: Implement AArch64 OSLAR/OSLSR_EL1 sysregs by Davorin Mista · 9 years ago
  8. 2cde031 target-arm: Avoid calling arm_el_is_aa64() function for unimplemented EL by Sergey Sorokin · 9 years ago
  9. 6df99de target-arm: Break the TB after ISB to execute self-modified code correctly by Sergey Sorokin · 9 years ago
  10. 82c39f6 target-arm: Add missing 'static' attribute by Stefan Weil · 9 years ago
  11. 4c315c2 qdev: Protect device-list-properties against broken devices by Markus Armbruster · 9 years ago
  12. 4e5e121 tcg: Remove gen_intermediate_code_pc by Richard Henderson · 10 years ago
  13. bad729e tcg: Pass data argument to restore_state_to_opc by Richard Henderson · 10 years ago
  14. 190ce7f tcg: Add TCG_MAX_INSNS by Richard Henderson · 10 years ago
  15. dc03246 target-*: Drop cpu_gen_code define by Richard Henderson · 10 years ago
  16. 52e971d target-arm: Add condexec state to insn_start by Richard Henderson · 10 years ago
  17. b933066 target-*: Introduce and use cpu_breakpoint_test by Richard Henderson · 9 years ago
  18. 959082f target-*: Increment num_insns immediately after tcg_gen_insn_start by Richard Henderson · 9 years ago
  19. 667b8e2 target-*: Unconditionally emit tcg_gen_insn_start by Richard Henderson · 10 years ago
  20. 765b842 tcg: Rename debug_insn_start to insn_start by Richard Henderson · 10 years ago
  21. 9e07142 Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging by Peter Maydell · 9 years ago
  22. 352c98e arm: clarify the use of muldiv64() by Laurent Vivier · 10 years ago
  23. b597c3f arm: Remove ELF_MACHINE from cpu.h by Peter Crosthwaite · 10 years ago
  24. a7bf303 hw/intc: Initial implementation of vGICv3 by Pavel Fedin · 9 years ago
  25. 34e85cd arm_kvm: Do not assume particular GIC type in kvm_arch_irqchip_create() by Pavel Fedin · 9 years ago
  26. 42fedbc target-arm: Use new revbit functions by Richard Henderson · 9 years ago
  27. f0d574d target-arm: Add VMPIDR_EL2 by Edgar E. Iglesias · 9 years ago
  28. 06a7e64 target-arm: Break out mpidr_read_val() by Edgar E. Iglesias · 9 years ago
  29. 731de9e target-arm: Add VPIDR_EL2 by Edgar E. Iglesias · 9 years ago
  30. 0c5fbf3 target-arm: Suppress EPD for S2, EL2 and EL3 translations by Edgar E. Iglesias · 9 years ago
  31. 1edee47 target-arm: Suppress TBI for S2 translations by Edgar E. Iglesias · 9 years ago
  32. b698e9c target-arm: Add VTTBR_EL2 by Edgar E. Iglesias · 9 years ago
  33. 68e9c2f target-arm: Add VTCR_EL2 by Edgar E. Iglesias · 9 years ago
  34. 7cb36e1 target-arm: Use tcg_gen_extrh_i64_i32 by Richard Henderson · 9 years ago
  35. 8fb0ad8 target-arm: Recognize ROR by Richard Henderson · 9 years ago
  36. d3a77b4 target-arm: Eliminate unnecessary zero-extend in disas_bitfield by Richard Henderson · 9 years ago
  37. 9924e85 target-arm: Recognize UXTB, UXTH, LSR, LSL by Richard Henderson · 9 years ago
  38. ef60151 target-arm: Recognize SXTB, SXTH, SXTW, ASR by Richard Henderson · 9 years ago
  39. 6e06102 target-arm: Implement fcsel with movcond by Richard Henderson · 9 years ago
  40. 7dd03d7 target-arm: Implement ccmp branchless by Richard Henderson · 9 years ago
  41. 259cb68 target-arm: Use setcond and movcond for csel by Richard Henderson · 9 years ago
  42. 9305eac target-arm: Handle always condition codes within arm_test_cc by Richard Henderson · 9 years ago
  43. 6c2c63d target-arm: Introduce DisasCompare by Richard Henderson · 9 years ago
  44. 78bcaa3 target-arm: Share all common TCG temporaries by Richard Henderson · 9 years ago
  45. 97ed5cc tlb: Add "ifetch" argument to cpu_mmu_index() by Benjamin Herrenschmidt · 10 years ago
  46. 67cc32e typofixes - v4 by Veres Lajos · 10 years ago
  47. b6af097 maint: remove / fix many doubled words by Daniel P. Berrange · 10 years ago
  48. c96fc9b target-arm: Add AArch64 access to PAR_EL1 by Edgar E. Iglesias · 10 years ago
  49. 7a379c7 target-arm: Correct opc1 for AT_S12Exx by Edgar E. Iglesias · 10 years ago
  50. dbc29a8 target-arm: Log the target EL when taking exceptions by Edgar E. Iglesias · 10 years ago
  51. cef9ee7 target-arm: Fix default_exception_el() function for the case when EL3 is not supported by Sergey Sorokin · 10 years ago
  52. 0f4a9e4 target-arm: Refactor CPU affinity handling by Pavel Fedin · 10 years ago
  53. 7718425 target-arm: Fix arm_excp_unmasked() function by Sergey Sorokin · 10 years ago
  54. 3a9148d target-arm: Fix AArch32:AArch64 general-purpose register mapping by Sergey Sorokin · 10 years ago
  55. 8f6fd32 arm: Remove hw_error() usages. by Peter Crosthwaite · 10 years ago
  56. f128bf2 arm: cpu: assert() on no-EL2 virt IRQ error condition. by Peter Crosthwaite · 10 years ago
  57. 8012c84 target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction by Peter Maydell · 10 years ago
  58. 7446d35 target-arm/arm-semi.c: SYS_EXIT on A64 takes a parameter block by Peter Maydell · 10 years ago
  59. e9ebfbf target-arm/arm-semi.c: Implement A64 specific SyncCacheRange call by Peter Maydell · 10 years ago
  60. faacc04 target-arm/arm-semi.c: Support widening APIs to 64 bits by Peter Maydell · 10 years ago
  61. bb19cbc target-arm/arm-semi.c: Factor out repeated 'return env->regs[0]' by Peter Maydell · 10 years ago
  62. 205ace5 target-arm: Improve semihosting debug prints by Christopher Covington · 10 years ago
  63. 857b55a target-arm/arm-semi.c: Fix broken SYS_WRITE0 via gdb by Peter Maydell · 10 years ago
  64. cea66e9 target-arm: Implement AArch64 TLBI operations on IPAs by Peter Maydell · 10 years ago
  65. 43efaa3 target-arm: Implement missing EL3 TLB invalidate operations by Peter Maydell · 10 years ago
  66. 2bfb9d7 target-arm: Implement missing EL2 TLBI operations by Peter Maydell · 10 years ago
  67. fd3ed96 target-arm: Restrict AArch64 TLB flushes to the MMU indexes they must touch by Peter Maydell · 10 years ago
  68. 83ddf97 target-arm: Move TLBI ALLE1/ALLE1IS definitions into numeric order by Peter Maydell · 10 years ago
  69. 14db7fe target-arm: Implement AArch32 ATS1H* operations by Peter Maydell · 10 years ago
  70. 87562e4 target-arm: Enable the AArch32 ATS12NSO ops by Peter Maydell · 10 years ago
  71. e761572 target-arm: Add CP_ACCESS_TRAP_UNCATEGORIZED_EL2, 3 by Peter Maydell · 10 years ago
  72. 2a47df9 target-arm: Wire up AArch64 EL2 and EL3 address translation ops by Peter Maydell · 10 years ago
  73. d0a2cbc target-arm: there is no TTBR1 for 32-bit EL2 stage 1 translations by Peter Maydell · 10 years ago
  74. 834a6c6 target-arm: Implement missing ACTLR registers by Peter Maydell · 10 years ago
  75. 37cd6c2 target-arm: Implement missing AFSR registers by Peter Maydell · 10 years ago
  76. 2179ef9 target-arm: Implement missing AMAIR registers by Peter Maydell · 10 years ago
  77. 4cfb8ad target-arm: Add missing MAIR_EL3 and TPIDR_EL3 registers by Peter Maydell · 10 years ago
  78. ecc7b3a tcg: Remove tcg_gen_trunc_i64_i32 by Richard Henderson · 10 years ago
  79. 9ff9dd3 target-arm: Add AArch32 banked register access to secure physical timer by Peter Maydell · 10 years ago
  80. b4d3978 target-arm: Add the AArch64 view of the Secure physical timer by Peter Maydell · 10 years ago
  81. 49a6619 target-arm: Add debug check for mismatched cpreg resets by Peter Maydell · 10 years ago
  82. e6fbcbc Introduce gic_class_name() instead of repeating condition by Pavel Fedin · 10 years ago
  83. b0e66d9 target-arm: Add the Hypervisor timer by Edgar E. Iglesias · 10 years ago
  84. 0e3eca4 target-arm: Pass timeridx as argument to various timer functions by Edgar E. Iglesias · 10 years ago
  85. d57b9ee target-arm: Rename and move gt_cnt_reset by Edgar E. Iglesias · 10 years ago
  86. 0b6440a target-arm: Add CNTHCTL_EL2 by Edgar E. Iglesias · 10 years ago
  87. edac4d8 target-arm: Add CNTVOFF_EL2 by Edgar E. Iglesias · 10 years ago
  88. 4b7a6bf target-arm: kvm: Differentiate registers based on write-back levels by Christoffer Dall · 10 years ago
  89. e46e1a7 target-arm: Fix broken SCTLR_EL3 reset by Peter Maydell · 10 years ago
  90. 4844062 disas: arm: QOMify target specific disas setup by Peter Crosthwaite · 10 years ago
  91. ea3e984 cpu-exec: Purge all uses of ENV_GET_CPU() by Peter Crosthwaite · 10 years ago
  92. 4bad9e3 cpu: Change cpu_exec_init() arg to cpu, not env by Peter Crosthwaite · 10 years ago
  93. 5a790cc cpu: Add Error argument to cpu_exec_init() by Bharata B Rao · 10 years ago
  94. 6f2945c crypto: move built-in AES implementation into crypto/ by Daniel P. Berrange · 10 years ago
  95. c87e5a6 target-arm: Implement YIELD insn to yield in ARM and Thumb translators by Peter Maydell · 10 years ago
  96. 049e24a target-arm: Split DISAS_YIELD from DISAS_WFE by Peter Maydell · 10 years ago
  97. 2a6332d target-arm: fix write helper for TLBI ALLE1IS by Sergey Fedorov · 10 years ago
  98. b21ab1f target-arm: A64: Print ELR when taking exceptions by Soren Brinkmann · 10 years ago
  99. f3c2bda target-arm: default empty semihosting cmdline by Liviu Ionescu · 10 years ago
  100. cc7a8ea Include qapi/qmp/qerror.h exactly where needed by Markus Armbruster · 10 years ago