)]}'
{
  "commit": "f86e8f3d138de112d66ec28792e0fd303bf129ca",
  "tree": "560d4188cc09bbe308eeff7953c68ad4538c0dd6",
  "parents": [
    "c914d46d0a645e7c633292146f4e38c945d4f847"
  ],
  "author": {
    "name": "Richard Henderson",
    "email": "richard.henderson@linaro.org",
    "time": "Thu Mar 03 15:57:10 2022 +0000"
  },
  "committer": {
    "name": "Richard Henderson",
    "email": "richard.henderson@linaro.org",
    "time": "Mon Jun 26 17:33:00 2023 +0200"
  },
  "message": "tcg: Add host memory barriers to cpu_ldst.h interfaces\n\nBring the helpers into line with the rest of tcg in respecting\nguest memory ordering.\n\nReviewed-by: Philippe Mathieu-Daudé \u003cphilmd@linaro.org\u003e\nSigned-off-by: Richard Henderson \u003crichard.henderson@linaro.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e02cfc550ea2ddb69f4c39d7abc8017e5454ef87",
      "old_mode": 33188,
      "old_path": "accel/tcg/cputlb.c",
      "new_id": "5666a8e23ad70089965eefd4b0d31414a5a9bcf7",
      "new_mode": 33188,
      "new_path": "accel/tcg/cputlb.c"
    },
    {
      "type": "modify",
      "old_id": "91f308bdfa644bc582f60073816ea17fed4ad03f",
      "old_mode": 33188,
      "old_path": "accel/tcg/internal.h",
      "new_id": "650c3ac53f7866a73a4586fa7d0fe001d785dc88",
      "new_mode": 33188,
      "new_path": "accel/tcg/internal.h"
    },
    {
      "type": "modify",
      "old_id": "f8b16d6ab864b7c9711acd883bed866505aeeaac",
      "old_mode": 33188,
      "old_path": "accel/tcg/user-exec.c",
      "new_id": "8fbcbf977116951578c2aa44a032a634dcea6773",
      "new_mode": 33188,
      "new_path": "accel/tcg/user-exec.c"
    }
  ]
}