commit | ce9782f40ac16660ea9437bfaa2c9c34d5ed8110 | [log] [tgz] |
---|---|---|
author | Leon Alrae <leon.alrae@imgtec.com> | Thu Jun 04 17:00:31 2015 +0100 |
committer | Leon Alrae <leon.alrae@imgtec.com> | Thu Jun 11 10:13:29 2015 +0100 |
tree | 359405ef71ce11ab76a77c82450f9af82f0c687e | |
parent | adc370a48fd26b92188fa4848dfb088578b1936c [diff] |
target-mips: add ERETNC instruction and Config5.LLB bit ERETNC is identical to ERET except that an ERETNC will not clear the LLbit that is set by execution of an LL instruction, and thus when placed between an LL and SC sequence, will never cause the SC to fail. Presence of ERETNC is denoted by the Config5.LLB. Signed-off-by: Leon Alrae <leon.alrae@imgtec.com> Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>