target-cris/cpu.h - qemu - Git at Google

 /*
  *  CRIS virtual CPU header
  *
  *  Copyright (c) 2007 AXIS Communications AB
  *  Written by Edgar E. Iglesias
  *
  * This library is free software; you can redistribute it and/or
  * modify it under the terms of the GNU Lesser General Public
  * License as published by the Free Software Foundation; either
  * version 2 of the License, or (at your option) any later version.
  *
  * This library is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  * General Public License for more details.
  *
  * You should have received a copy of the GNU Lesser General Public
  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
  */
 #ifndef CPU_CRIS_H
 #define CPU_CRIS_H

 #define TARGET_LONG_BITS 32

 #define CPUState struct CPUCRISState

 #include "cpu-defs.h"

 #define TARGET_HAS_ICE 1

 #define ELF_MACHINE	EM_CRIS

 #define EXCP_NMI        1
 #define EXCP_GURU       2
 #define EXCP_BUSFAULT   3
 #define EXCP_IRQ        4
 #define EXCP_BREAK      5

 /* CRIS-specific interrupt pending bits.  */
 #define CPU_INTERRUPT_NMI       CPU_INTERRUPT_TGT_EXT_3

 /* Register aliases. R0 - R15 */
 #define R_FP  8
 #define R_SP  14
 #define R_ACR 15

 /* Support regs, P0 - P15  */
 #define PR_BZ  0
 #define PR_VR  1
 #define PR_PID 2
 #define PR_SRS 3
 #define PR_WZ  4
 #define PR_EXS 5
 #define PR_EDA 6
 #define PR_PREFIX 6    /* On CRISv10 P6 is reserved, we use it as prefix.  */
 #define PR_MOF 7
 #define PR_DZ  8
 #define PR_EBP 9
 #define PR_ERP 10
 #define PR_SRP 11
 #define PR_NRP 12
 #define PR_CCS 13
 #define PR_USP 14
 #define PR_SPC 15

 /* CPU flags.  */
 #define Q_FLAG 0x80000000
 #define M_FLAG 0x40000000
 #define PFIX_FLAG 0x800      /* CRISv10 Only.  */
 #define S_FLAG 0x200
 #define R_FLAG 0x100
 #define P_FLAG 0x80
 #define U_FLAG 0x40
 #define I_FLAG 0x20
 #define X_FLAG 0x10
 #define N_FLAG 0x08
 #define Z_FLAG 0x04
 #define V_FLAG 0x02
 #define C_FLAG 0x01
 #define ALU_FLAGS 0x1F

 /* Condition codes.  */
 #define CC_CC   0
 #define CC_CS   1
 #define CC_NE   2
 #define CC_EQ   3
 #define CC_VC   4
 #define CC_VS   5
 #define CC_PL   6
 #define CC_MI   7
 #define CC_LS   8
 #define CC_HI   9
 #define CC_GE  10
 #define CC_LT  11
 #define CC_GT  12
 #define CC_LE  13
 #define CC_A   14
 #define CC_P   15

 #define NB_MMU_MODES 2

 typedef struct CPUCRISState {
 	uint32_t regs[16];
 	/* P0 - P15 are referred to as special registers in the docs.  */
 	uint32_t pregs[16];

 	/* Pseudo register for the PC. Not directly accessible on CRIS.  */
 	uint32_t pc;

 	/* Pseudo register for the kernel stack.  */
 	uint32_t ksp;

 	/* Branch.  */
 	int dslot;
 	int btaken;
 	uint32_t btarget;

 	/* Condition flag tracking.  */
 	uint32_t cc_op;
 	uint32_t cc_mask;
 	uint32_t cc_dest;
 	uint32_t cc_src;
 	uint32_t cc_result;
 	/* size of the operation, 1 = byte, 2 = word, 4 = dword.  */
 	int cc_size;
 	/* X flag at the time of cc snapshot.  */
 	int cc_x;

 	/* CRIS has certain insns that lockout interrupts.  */
 	int locked_irq;
 	int interrupt_vector;
 	int fault_vector;
 	int trap_vector;

 	/* FIXME: add a check in the translator to avoid writing to support
 	   register sets beyond the 4th. The ISA allows up to 256! but in
 	   practice there is no core that implements more than 4.

 	   Support function registers are used to control units close to the
 	   core. Accesses do not pass down the normal hierarchy.
 	*/
 	uint32_t sregs[4][16];

 	/* Linear feedback shift reg in the mmu. Used to provide pseudo
 	   randomness for the 'hint' the mmu gives to sw for chosing valid
 	   sets on TLB refills.  */
 	uint32_t mmu_rand_lfsr;

 	/*
 	 * We just store the stores to the tlbset here for later evaluation
 	 * when the hw needs access to them.
 	 *
 	 * One for I and another for D.
 	 */
 	struct
 	{
 		uint32_t hi;
 		uint32_t lo;
 	} tlbsets[2][4][16];

 	CPU_COMMON

 	/* Members after CPU_COMMON are preserved across resets.  */
 	void *load_info;
 } CPUCRISState;

 CPUCRISState *cpu_cris_init(const char *cpu_model);
 int cpu_cris_exec(CPUCRISState *s);
 void cpu_cris_close(CPUCRISState *s);
 void do_interrupt(CPUCRISState *env);
 /* you can call this signal handler from your SIGBUS and SIGSEGV
    signal handlers to inform the virtual CPU of exceptions. non zero
    is returned if the signal was handled by the virtual CPU.  */
 int cpu_cris_signal_handler(int host_signum, void *pinfo,
                            void *puc);

 enum {
     CC_OP_DYNAMIC, /* Use env->cc_op  */
     CC_OP_FLAGS,
     CC_OP_CMP,
     CC_OP_MOVE,
     CC_OP_ADD,
     CC_OP_ADDC,
     CC_OP_MCP,
     CC_OP_ADDU,
     CC_OP_SUB,
     CC_OP_SUBU,
     CC_OP_NEG,
     CC_OP_BTST,
     CC_OP_MULS,
     CC_OP_MULU,
     CC_OP_DSTEP,
     CC_OP_MSTEP,
     CC_OP_BOUND,

     CC_OP_OR,
     CC_OP_AND,
     CC_OP_XOR,
     CC_OP_LSL,
     CC_OP_LSR,
     CC_OP_ASR,
     CC_OP_LZ
 };

 /* CRIS uses 8k pages.  */
 #define TARGET_PAGE_BITS 13
 #define MMAP_SHIFT TARGET_PAGE_BITS

 #define TARGET_PHYS_ADDR_SPACE_BITS 32
 #define TARGET_VIRT_ADDR_SPACE_BITS 32

 #define cpu_init cpu_cris_init
 #define cpu_exec cpu_cris_exec
 #define cpu_gen_code cpu_cris_gen_code
 #define cpu_signal_handler cpu_cris_signal_handler

 #define CPU_SAVE_VERSION 1

 /* MMU modes definitions */
 #define MMU_MODE0_SUFFIX _kernel
 #define MMU_MODE1_SUFFIX _user
 #define MMU_USER_IDX 1
 static inline int cpu_mmu_index (CPUState *env)
 {
 	return !!(env->pregs[PR_CCS] & U_FLAG);
 }

 int cpu_cris_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
                               int mmu_idx);
 #define cpu_handle_mmu_fault cpu_cris_handle_mmu_fault

 #if defined(CONFIG_USER_ONLY)
 static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
 {
     if (newsp)
         env->regs[14] = newsp;
     env->regs[10] = 0;
 }
 #endif

 static inline void cpu_set_tls(CPUCRISState *env, target_ulong newtls)
 {
 	env->pregs[PR_PID] = (env->pregs[PR_PID] & 0xff) | newtls;
 }

 /* Support function regs.  */
 #define SFR_RW_GC_CFG      0][0
 #define SFR_RW_MM_CFG      env->pregs[PR_SRS]][0
 #define SFR_RW_MM_KBASE_LO env->pregs[PR_SRS]][1
 #define SFR_RW_MM_KBASE_HI env->pregs[PR_SRS]][2
 #define SFR_R_MM_CAUSE     env->pregs[PR_SRS]][3
 #define SFR_RW_MM_TLB_SEL  env->pregs[PR_SRS]][4
 #define SFR_RW_MM_TLB_LO   env->pregs[PR_SRS]][5
 #define SFR_RW_MM_TLB_HI   env->pregs[PR_SRS]][6

 #include "cpu-all.h"

 static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc,
                                         target_ulong *cs_base, int *flags)
 {
     *pc = env->pc;
     *cs_base = 0;
     *flags = env->dslot |
             (env->pregs[PR_CCS] & (S_FLAG | P_FLAG | U_FLAG
 				     | X_FLAG | PFIX_FLAG));
 }

 #define cpu_list cris_cpu_list
 void cris_cpu_list(FILE *f, fprintf_function cpu_fprintf);

 static inline bool cpu_has_work(CPUState *env)
 {
     return env->interrupt_request & (CPU_INTERRUPT_HARD | CPU_INTERRUPT_NMI);
 }

 #include "exec-all.h"

 static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
 {
     env->pc = tb->pc;
 }
 #endif
	/*
	* CRIS virtual CPU header
	*
	* Copyright (c) 2007 AXIS Communications AB
	* Written by Edgar E. Iglesias
	*
	* This library is free software; you can redistribute it and/or
	* modify it under the terms of the GNU Lesser General Public
	* License as published by the Free Software Foundation; either
	* version 2 of the License, or (at your option) any later version.
	*
	* This library is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
	* General Public License for more details.
	*
	* You should have received a copy of the GNU Lesser General Public
	* License along with this library; if not, see <http://www.gnu.org/licenses/>.
	*/
	#ifndef CPU_CRIS_H
	#define CPU_CRIS_H

	#define TARGET_LONG_BITS 32

	#define CPUState struct CPUCRISState

	#include "cpu-defs.h"

	#define TARGET_HAS_ICE 1

	#define ELF_MACHINE EM_CRIS

	#define EXCP_NMI 1
	#define EXCP_GURU 2
	#define EXCP_BUSFAULT 3
	#define EXCP_IRQ 4
	#define EXCP_BREAK 5

	/* CRIS-specific interrupt pending bits. */
	#define CPU_INTERRUPT_NMI CPU_INTERRUPT_TGT_EXT_3

	/* Register aliases. R0 - R15 */
	#define R_FP 8
	#define R_SP 14
	#define R_ACR 15

	/* Support regs, P0 - P15 */
	#define PR_BZ 0
	#define PR_VR 1
	#define PR_PID 2
	#define PR_SRS 3
	#define PR_WZ 4
	#define PR_EXS 5
	#define PR_EDA 6
	#define PR_PREFIX 6 /* On CRISv10 P6 is reserved, we use it as prefix. */
	#define PR_MOF 7
	#define PR_DZ 8
	#define PR_EBP 9
	#define PR_ERP 10
	#define PR_SRP 11
	#define PR_NRP 12
	#define PR_CCS 13
	#define PR_USP 14
	#define PR_SPC 15

	/* CPU flags. */
	#define Q_FLAG 0x80000000
	#define M_FLAG 0x40000000
	#define PFIX_FLAG 0x800 /* CRISv10 Only. */
	#define S_FLAG 0x200
	#define R_FLAG 0x100
	#define P_FLAG 0x80
	#define U_FLAG 0x40
	#define I_FLAG 0x20
	#define X_FLAG 0x10
	#define N_FLAG 0x08
	#define Z_FLAG 0x04
	#define V_FLAG 0x02
	#define C_FLAG 0x01
	#define ALU_FLAGS 0x1F

	/* Condition codes. */
	#define CC_CC 0
	#define CC_CS 1
	#define CC_NE 2
	#define CC_EQ 3
	#define CC_VC 4
	#define CC_VS 5
	#define CC_PL 6
	#define CC_MI 7
	#define CC_LS 8
	#define CC_HI 9
	#define CC_GE 10
	#define CC_LT 11
	#define CC_GT 12
	#define CC_LE 13
	#define CC_A 14
	#define CC_P 15

	#define NB_MMU_MODES 2

	typedef struct CPUCRISState {
	uint32_t regs[16];
	/* P0 - P15 are referred to as special registers in the docs. */
	uint32_t pregs[16];

	/* Pseudo register for the PC. Not directly accessible on CRIS. */
	uint32_t pc;

	/* Pseudo register for the kernel stack. */
	uint32_t ksp;

	/* Branch. */
	int dslot;
	int btaken;
	uint32_t btarget;

	/* Condition flag tracking. */
	uint32_t cc_op;
	uint32_t cc_mask;
	uint32_t cc_dest;
	uint32_t cc_src;
	uint32_t cc_result;
	/* size of the operation, 1 = byte, 2 = word, 4 = dword. */
	int cc_size;
	/* X flag at the time of cc snapshot. */
	int cc_x;

	/* CRIS has certain insns that lockout interrupts. */
	int locked_irq;
	int interrupt_vector;
	int fault_vector;
	int trap_vector;

	/* FIXME: add a check in the translator to avoid writing to support
	register sets beyond the 4th. The ISA allows up to 256! but in
	practice there is no core that implements more than 4.

	Support function registers are used to control units close to the
	core. Accesses do not pass down the normal hierarchy.
	*/
	uint32_t sregs[4][16];

	/* Linear feedback shift reg in the mmu. Used to provide pseudo
	randomness for the 'hint' the mmu gives to sw for chosing valid
	sets on TLB refills. */
	uint32_t mmu_rand_lfsr;

	/*
	* We just store the stores to the tlbset here for later evaluation
	* when the hw needs access to them.
	*
	* One for I and another for D.
	*/
	struct
	{
	uint32_t hi;
	uint32_t lo;
	} tlbsets[2][4][16];

	CPU_COMMON

	/* Members after CPU_COMMON are preserved across resets. */
	void *load_info;
	} CPUCRISState;

	CPUCRISState cpu_cris_init(const char cpu_model);
	int cpu_cris_exec(CPUCRISState *s);
	void cpu_cris_close(CPUCRISState *s);
	void do_interrupt(CPUCRISState *env);
	/* you can call this signal handler from your SIGBUS and SIGSEGV
	signal handlers to inform the virtual CPU of exceptions. non zero
	is returned if the signal was handled by the virtual CPU. */
	int cpu_cris_signal_handler(int host_signum, void *pinfo,
	void *puc);

	enum {
	CC_OP_DYNAMIC, /* Use env->cc_op */
	CC_OP_FLAGS,
	CC_OP_CMP,
	CC_OP_MOVE,
	CC_OP_ADD,
	CC_OP_ADDC,
	CC_OP_MCP,
	CC_OP_ADDU,
	CC_OP_SUB,
	CC_OP_SUBU,
	CC_OP_NEG,
	CC_OP_BTST,
	CC_OP_MULS,
	CC_OP_MULU,
	CC_OP_DSTEP,
	CC_OP_MSTEP,
	CC_OP_BOUND,

	CC_OP_OR,
	CC_OP_AND,
	CC_OP_XOR,
	CC_OP_LSL,
	CC_OP_LSR,
	CC_OP_ASR,
	CC_OP_LZ
	};

	/* CRIS uses 8k pages. */
	#define TARGET_PAGE_BITS 13
	#define MMAP_SHIFT TARGET_PAGE_BITS

	#define TARGET_PHYS_ADDR_SPACE_BITS 32
	#define TARGET_VIRT_ADDR_SPACE_BITS 32

	#define cpu_init cpu_cris_init
	#define cpu_exec cpu_cris_exec
	#define cpu_gen_code cpu_cris_gen_code
	#define cpu_signal_handler cpu_cris_signal_handler

	#define CPU_SAVE_VERSION 1

	/* MMU modes definitions */
	#define MMU_MODE0_SUFFIX _kernel
	#define MMU_MODE1_SUFFIX _user
	#define MMU_USER_IDX 1
	static inline int cpu_mmu_index (CPUState *env)
	{
	return !!(env->pregs[PR_CCS] & U_FLAG);
	}

	int cpu_cris_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
	int mmu_idx);
	#define cpu_handle_mmu_fault cpu_cris_handle_mmu_fault

	#if defined(CONFIG_USER_ONLY)
	static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
	{
	if (newsp)
	env->regs[14] = newsp;
	env->regs[10] = 0;
	}
	#endif

	static inline void cpu_set_tls(CPUCRISState *env, target_ulong newtls)
	{
	env->pregs[PR_PID] = (env->pregs[PR_PID] & 0xff) \| newtls;
	}

	/* Support function regs. */
	#define SFR_RW_GC_CFG 0][0
	#define SFR_RW_MM_CFG env->pregs[PR_SRS]][0
	#define SFR_RW_MM_KBASE_LO env->pregs[PR_SRS]][1
	#define SFR_RW_MM_KBASE_HI env->pregs[PR_SRS]][2
	#define SFR_R_MM_CAUSE env->pregs[PR_SRS]][3
	#define SFR_RW_MM_TLB_SEL env->pregs[PR_SRS]][4
	#define SFR_RW_MM_TLB_LO env->pregs[PR_SRS]][5
	#define SFR_RW_MM_TLB_HI env->pregs[PR_SRS]][6

	#include "cpu-all.h"

	static inline void cpu_get_tb_cpu_state(CPUState env, target_ulong pc,
	target_ulong cs_base, int flags)
	{
	*pc = env->pc;
	*cs_base = 0;
	*flags = env->dslot \|
	(env->pregs[PR_CCS] & (S_FLAG \| P_FLAG \| U_FLAG
	\| X_FLAG \| PFIX_FLAG));
	}

	#define cpu_list cris_cpu_list
	void cris_cpu_list(FILE *f, fprintf_function cpu_fprintf);

	static inline bool cpu_has_work(CPUState *env)
	{
	return env->interrupt_request & (CPU_INTERRUPT_HARD \| CPU_INTERRUPT_NMI);
	}

	#include "exec-all.h"

	static inline void cpu_pc_from_tb(CPUState env, TranslationBlock tb)
	{
	env->pc = tb->pc;
	}
	#endif