commit | 6efd55995a224787baa712500b82ef21a148d38e | [log] [tgz] |
---|---|---|
author | Richard Henderson <richard.henderson@linaro.org> | Wed Aug 19 22:37:40 2020 -0700 |
committer | Richard Henderson <richard.henderson@linaro.org> | Tue Sep 01 07:41:38 2020 -0700 |
tree | 6d34b48064a7c5b6527062ac2725ca4185a34713 | |
parent | 3e0e16ae1e0048a21a91674061ec9c43c5d7a76c [diff] |
target/microblaze: Fix width of ESR The exception status register is only 32-bits wide. Do not use a 64-bit type to represent it. Tested-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>