tree 443d2dca7ea8fb098911b4cd7c9f254d0a430f25
parent 7fcf7575f3d201fc84ae168017ffdfd6c86257a6
author Paolo Bonzini <pbonzini@redhat.com> 1712053460 +0200
committer Paolo Bonzini <pbonzini@redhat.com> 1712074139 +0200

vga: merge conditionals on shift control register

There are two sets of conditionals using the shift control bits: one to
verify the palette and adjust disp_width, one to compute the "v" and
"bits" variables.  Merge them into one, with the extra benefit that
we now have the "bits" value available early and can use it to
compute region_end.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>