)]}'
{
  "commit": "526cd4ec01fed36a2a6937fe54eb80d6d7f4c4e4",
  "tree": "31e984f6ab8b2408435b9d6406bfe4edbed15331",
  "parents": [
    "929124ec0bdbfac11ae27378976e5799ca0d54cc"
  ],
  "author": {
    "name": "Richard Henderson",
    "email": "richard.henderson@linaro.org",
    "time": "Wed Apr 19 15:13:22 2023 +0200"
  },
  "committer": {
    "name": "Richard Henderson",
    "email": "richard.henderson@linaro.org",
    "time": "Tue May 30 09:51:11 2023 -0700"
  },
  "message": "tcg/ppc: Support 128-bit load/store\n\nUse LQ/STQ with ISA v2.07, and 16-byte atomicity is required.\nNote that these instructions do not require 16-byte alignment.\n\nReviewed-by: Daniel Henrique Barboza \u003cdanielhb413@gmail.com\u003e\nSigned-off-by: Richard Henderson \u003crichard.henderson@linaro.org\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f206b2920590ad616d34e711c93f7f1bf67e2848",
      "old_mode": 33188,
      "old_path": "tcg/ppc/tcg-target-con-set.h",
      "new_id": "bbd7b2124742870438b7173d6600e5845858193e",
      "new_mode": 33188,
      "new_path": "tcg/ppc/tcg-target-con-set.h"
    },
    {
      "type": "modify",
      "old_id": "094613cbcb2308f007dad8eb4fd1ded6d0811d03",
      "old_mode": 33188,
      "old_path": "tcg/ppc/tcg-target-con-str.h",
      "new_id": "20846901de9fbc1fa0edc941ef8d4db09e24943f",
      "new_mode": 33188,
      "new_path": "tcg/ppc/tcg-target-con-str.h"
    },
    {
      "type": "modify",
      "old_id": "d4269dffcf76c348e76f9d837a93cb3e16d34827",
      "old_mode": 33188,
      "old_path": "tcg/ppc/tcg-target.c.inc",
      "new_id": "d47a9e347854920eadaede9ec487be8b9e062832",
      "new_mode": 33188,
      "new_path": "tcg/ppc/tcg-target.c.inc"
    },
    {
      "type": "modify",
      "old_id": "0914380bd7fc41d5ef51f3b3373e543a9e5140ed",
      "old_mode": 33188,
      "old_path": "tcg/ppc/tcg-target.h",
      "new_id": "204b70f86aa524f5c4d843991448a69476fe7f57",
      "new_mode": 33188,
      "new_path": "tcg/ppc/tcg-target.h"
    }
  ]
}
