tree 0ee37cd672873665d1828b574e3383eed79435e2
parent d3e6d5762bb7b9a06c4d8dc281768deddce9b516
parent 058d9d302e0d7b6de101310af62317c8550945ce
author Palmer Dabbelt <palmer@rivosinc.com> 1677708808 -0800
committer Palmer Dabbelt <palmer@rivosinc.com> 1677712729 -0800
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmP/3WMTHHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYiR+NEACizys2b8zNhxL0GOrRzVv+VbRD7369
 L2OGT3P1YyTJvIkm+GqYZa+8WMwNGG9gxj7lCEIifbN4lxJ2geag1t4bBxeYvmgK
 NgN8mnIMrxwJaCG/ptd00cYd6S8iKr2oIb6t7UdceCBqmug/9qnM3ffcTXsN8wFe
 JTsLGmcLfFfK0dcVe19t/g4mRFcI4h7zfU+Xli9egELnLxYZyb/bdpkrNBvQXLk0
 7vkYhOv6JC2Kg6NQuoncSw+a7cfxFm0O5dddBNPWlGWaRAKcFeXKkzplE3lmhG6n
 3fHMkkUVSLtAWOBqS6YxaTkIipIFNcsegmaOWhJJvFtum3QnWc4w84YJB4s8LBk3
 2ompQ9uyphvvGdp7mpjIhydSDwlz5rqFotvwtbiBlMsG7wrcTrWnAJYaL1o65E61
 HmN7cclDMCm66X6OJzDZPC35wQyw6pFkIJhEqFhQMglyLISR95kYiPpAHw+XV00m
 Spu3JkxIB1z5VFVwvWxnpAPSF3kNVaZBVYQTkS8AVCLeTydjWmTfFT+AkqhMKrtb
 epTdQpHI4XMGK0z3dKBYujH62BayA8cFERjEwW0veWKGOEm/qbtJo9SzH/nwxGM9
 JArlnQk1Vqd1K+klcc2+rvL8bj8BNcFrLmk3T4iZCKquxAp+AXuc0f83LuO8DCvk
 EUHAbd+UNs3uzw==
 =UJHq
 -----END PGP SIGNATURE-----

Merge patch series "target/riscv: Some updates to float point related extensions"

RISC-V defines a handful of extensions related to floating point, along
with various relationships between these and other extensions.  This
patch set adds support for the Zvfh, Zvhfmin, and Zve64d extensions;
along with a handful of fixes and cleanups related to the other
floating-point extension relationships.

* b4-shazam-merge
  target/riscv: Expose properties for Zv* extensions
  target/riscv: Simplify check for EEW = 64 in trans_rvv.c.inc
  target/riscv: Fix check for vector load/store instructions when EEW=64
  target/riscv: Add support for Zvfh/zvfhmin extensions
  target/riscv: Remove rebundunt check for zve32f and zve64f
  target/riscv: Replace check for F/D to Zve32f/Zve64d in trans_rvv.c.inc
  target/riscv: Simplify check for Zve32f and Zve64f
  target/riscv: Indent fixes in cpu.c
  target/riscv: Add propertie check for Zvfh{min} extensions
  target/riscv: Fix relationship between V, Zve*, F and D
  target/riscv: Add cfg properties for Zv* extensions
  target/riscv: Simplify the check for Zfhmin and Zhinxmin
  target/riscv: Fix the relationship between Zhinxmin and Zhinx
  target/riscv: Fix the relationship between Zfhmin and Zfh

Message-ID: <20230215020539.4788-1-liweiwei@iscas.ac.cn>
[Palmer: commit text]
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>