tree f84489e5443a154a155922d37d30186314464c98
parent bbb02509f2fece730350620a429276143a1e2232
author Mostafa Saleh <smostafa@google.com> 1685007469 +0100
committer Peter Maydell <peter.maydell@linaro.org> 1685448173 +0100

hw/arm/smmuv3: Add missing fields for IDR0

In preparation for adding stage-2 support.
Add IDR0 fields related to stage-2.

VMID16: 16-bit VMID supported.
S2P: Stage-2 translation supported.

They are described in 6.3.1 SMMU_IDR0.

No functional change intended.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Signed-off-by: Mostafa Saleh <smostafa@google.com>
Tested-by: Eric Auger <eric.auger@redhat.com>
Tested-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
Message-id: 20230516203327.2051088-2-smostafa@google.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>