commit | 1090b9c6ccfe837f1c76dafb7e56031bd7844075 | [log] [tgz] |
---|---|---|
author | Peter Maydell <peter.maydell@linaro.org> | Tue Apr 15 19:18:46 2014 +0100 |
committer | Peter Maydell <peter.maydell@linaro.org> | Thu Apr 17 21:34:05 2014 +0100 |
tree | dcefb350ea9e9d53f395d506c55dd8b2ed14d717 | |
parent | 2eef0bf82146034f756d39cb02c8c8dd561a8942 [diff] |
target-arm: Implement ISR_EL1 register Implement the ISR_EL1 register. This is actually present in ARMv7 as well but was previously unimplemented. It is a read-only register that indicates whether interrupts are currently pending. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>