tree 063c09bb8d85218e197347e7393fdd66a85e85d6
parent 7a6613da99ccb0a80adda550722df387736d77da
author Weiwei Li <liweiwei@iscas.ac.cn> 1677211731 +0800
committer Palmer Dabbelt <palmer@rivosinc.com> 1677720497 -0800
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmP/+7ETHHBhbG1lckBk
 YWJiZWx0LmNvbQAKCRAuExnzX7sYiQA+EACHAgwkFxCsVtI4B9nQTI/plVRmteeA
 OwdQvVAs5RZoKGDUAbNghO4rhvNdEOjBHc+rkf7sl6uwlXXzQTLD57GoGTgSylGi
 leWi7QzY5BjOSFUZcevjoK+PfOaWrgrH6sV/Y2Nr4LbGa7gqB13k5briKfSJx3DH
 JglaEW3xqDT/p/5O0nr1GzblV957jdja0wrXq0iJnpfZ8zCrlCge8N2TJhxe4wyg
 IeIerhaLfxQXh8Tfsd1km/axI7mlW9hsdMxRuW2Al3nZAg+kfVuWDAsEG9QKpMgs
 xgXLydE5s8CNRgmlguEtKWaeh1h4XPM8SHwpybBqv6YUszkhavQxyTFrIsjXCHO5
 PEUc/vM/hO62l3WRtFASRO7y1txdNoPIu7/jhW+H1c0yzo8OEivRA679xq07LsAb
 ZqxahTZgpXx6QggleqEyYYEr4DaHk0X3KirDNK/Rvih9T41UJxGgWqXHaKYqt/Vy
 SxCYexPkUaIolxhK6t17XBAuitBeTHwJtMFZiwFDMRyQyS0Gm+6cLXEVFEkMKx/W
 g+2Qfjrgbw/yB1S9+SzQ4cAOl4I85TKWVxioRCa/+5r+YpEk5ihu6ZorBr1MqIGC
 HV0/z4QuvO4d6O2U6HecOac0JxaH4V+wWJ2K3gzVF+y5op2vAUk+xUJ4LxtJHNUd
 X6MUX4MFWCpJwA==
 =AJ3Q
 -----END PGP SIGNATURE-----

target/riscv: Add *envcfg.HADE related check in address translation

When menvcfg.HADE is 1, hardware updating of PTE A/D bits is enabled
during single-stage address translation. When the hypervisor extension is
implemented, if menvcfg.HADE is 1, hardware updating of PTE A/D bits is
enabled during G-stage address translation.

Set *envcfg.HADE default true for backward compatibility.

Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Message-ID: <20230224040852.37109-6-liweiwei@iscas.ac.cn>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>